next up previous
Next: Data Movement Instructions Up: Description of the MIPS Previous: Load Instructions

Store Instructions

sb Rsrc, address Store Byte
Store the low byte from register Rsrc at address.

sd Rsrc, address Store Double-Word tex2html_wrap_inline1278
Store the 64-bit quantity in registers Rsrc and Rsrc + 1 at address.

sh Rsrc, address Store Halfword
Store the low halfword from register Rsrc at address.

sw Rsrc, address Store Word
Store the word from register Rsrc at address.

swcz Rsrc, address Store Word Coprocessor
Store the word from register Rsrc of coprocessor z at address.

swl Rsrc, address Store Word Left
swr Rsrc, address Store Word Right
Store the left (right) bytes from register Rsrc at the possibly-unaligned address.

ush Rsrc, address Unaligned Store Halfword tex2html_wrap_inline1278
Store the low halfword from register Rsrc at the possibly-unaligned address.

usw Rsrc, address Unaligned Store Word tex2html_wrap_inline1278
Store the word from register Rsrc at the possibly-unaligned address.



Antony Hosking
Fri Apr 12 10:48:03 EST 1996