

An Algorithmic Framework for Synthesis of Concurrent Programs

E. Allen Emerson and Roopsha Samanta

The University of Texas at Austin

Oct 12, 2011

Let's begin with an example

Reader P_1 // Writer P_2

Let's begin with an example

Reader P_1 // Writer P_2

```
 $P_1()$  {  
  while(true) {  
    Execute code region  $IDLE_1$ ;  
    Execute code region  $TRY_1$ ;  
    Execute code region  $CS_1$ ;  
  }  
}
```

```
 $P_2()$  {  
  while(true) {  
    Execute code region  $IDLE_2$ ;  
    Execute code region  $TRY_2$ ;  
    Execute code region  $CS_2$ ;  
  }  
}
```

Let's begin with an example

Reader P_1 // Writer P_2

```

P1() {
  while(true) {
    Execute code region IDLE1;
    Execute code region TRY1;
    Execute code region CS1;
  }
}

```

```

P2() {
  while(true) {
    Execute code region IDLE2;
    Execute code region TRY2;
    Execute code region CS2;
  }
}

```

Mutual exclusion:

$AG(\neg(CS_1 \wedge CS_2))$.

Absence of starvation for reader P_1 , provided writer P_2 remains idle:

$AG(TRY_1 \Rightarrow AF(CS_1 \vee \neg IDLE_2))$.

Absence of starvation for writer:

$AG(TRY_2 \Rightarrow AF CS_2)$.

Priority of writer over reader for outstanding requests to enter the critical section:

$AG((TRY_1 \wedge TRY_2) \Rightarrow A[TRY_1 \cup CS_2])$.

Let's begin with an example

Reader P_1 // Writer P_2

```
 $P_1()$  {  
  while(true) {  
    Execute code region  $IDLE_1$ ;  
    Execute code region  $TRY_1$ ;  
    Execute code region  $CS_1$ ;  
  }  
}
```

```
 $P_2()$  {  
  while(true) {  
    Execute code region  $IDLE_2$ ;  
    Execute code region  $TRY_2$ ;  
    Execute code region  $CS_2$ ;  
  }  
}
```

\emptyset

Let's begin with an example

Reader P_1 // Writer P_2

\neq

\emptyset

Problem definition

Given unsynchronized P_1, P_2 and ϕ such that $P_1 \parallel P_2 \not\models \phi$,
automatically generate \bar{P}_1, \bar{P}_2 such that $\bar{P}_1 \parallel \bar{P}_2 \models \phi$.

Our solution

```
main() {  
    P1() // P2();  
}
```

```
P1() {  
    while(true) {  
        Execute code region IDLE1;  
        Execute code region TRY1;  
        Execute code region CS1;  
    }  
}
```

```
P2() {  
    while(true) {  
        Execute code region IDLE2;  
        Execute code region TRY2;  
        Execute code region CS2;  
    }  
}
```


Our solution

```
main() {
  boolean idle1:=1, try1:=0, cs1:=0, idle2:=1, try2:=0, cs2:=0;
  lock l, condition variables CVCS1, CVCS2;
  P1() // P2();
}
```

```
P1() {
  while(true) {
    Execute code region IDLE1;
    lock(l) {
      idle1, try1 := 0, 1;
      notify(CVCS2);
    }
    Execute code region TRY1;
    lock(l) {
      while (!idle2)
        wait(CVCS1, l);
      try1, cs1 := 0, 1;
    }
    Execute code region CS1;
    lock(l) {
      cs1, idle1 := 0, 1;
      notify(CVCS2);
    }
  }
}
```

```
P2() {
  while(true) {
    Execute code region IDLE2;
    lock(l) {
      idle2, try2 := 0, 1;
    }
    Execute code region TRY2;
    lock(l) {
      while (!(idle1 ∨ try1))
        wait(CVCS2, l);
      try2, cs2 := 0, 1;
    }
    Execute code region CS2;
    lock(l) {
      cs2, idle2 := 0, 1;
      notify(CVCS1);
    }
  }
}
```

Our solution

Reader \bar{P}_1 // Writer \bar{P}_2

\models

ϕ

Outline

- Preliminaries
- Solution framework
- Correctness
- Conclusion

Motivation

- Problem: Shared memory concurrent programs
 - Ubiquitous
 - Hard to write
 - Harder to verify (safety, liveness)
- Proposal: Automatically synthesize synchronization code
 - `lock` and `unlock` are not needed
 - `lock` and `unlock` are not needed
 - `lock` and `unlock` are not needed

Motivation

- Problem: Shared memory concurrent programs
 - Ubiquitous
 - Hard to write
 - Harder to verify (safety, liveness)
- Proposal: Automatically synthesize synchronization code
 - Only write unsynchronized skeletons
 - Correct-by-construction synchronization code
 - No further verification needed

Motivation

- Problem: Shared memory concurrent programs
 - Ubiquitous
 - Hard to write
 - Harder to verify (safety, liveness)
- Proposal: Automatically synthesize synchronization code
 - Only write unsynchronized skeletons
 - Correct-by-construction synchronization code
 - No further verification needed


Motivation

- Problem: Shared memory concurrent programs
 - Ubiquitous
 - Hard to write
 - Harder to verify (safety, liveness)
- Proposal: Automatically synthesize synchronization code
 - Only write unsynchronized skeletons
 - Correct-by-construction synchronization code
 - No further verification needed

Groundwork

- Unsynchronized skeletons \mapsto state-machines
- Code regions \mapsto states (atomic propositions)
- Control-flow \mapsto transition relation

```
 $P_1()$  {  
  while(true) {  
    Execute code region  $IDLE_1$ ;  
    Execute code region  $TRY_1$ ;  
    Execute code region  $CS_1$ ;  
  }  
}
```



Groundwork

- Unsynchronized skeletons \mapsto state-machines
- Code regions \mapsto states (atomic propositions)
- Control-flow \mapsto transition relation

- Interleaved, asynchronous computation

- CTL specification
 - Safety: $\text{AG}(\neg(\text{CS}_1 \wedge \text{CS}_2))$
 - Liveness: $\text{AG}(\text{TRY}_2 \Rightarrow \text{AF CS}_2)$

Recall problem definition

Given skeletons P_1, P_2 and ϕ such that $P_1 \parallel P_2 \not\models \phi$,
automatically generate \bar{P}_1, \bar{P}_2 such that $\bar{P}_1 \parallel \bar{P}_2 \models \phi$.

Solution framework

- Step 1: Synthesize *synchronization skeletons*, P_1^s, P_2^s
 - High-level synchronization actions
 - Guarded commands
 - $P_1^s \parallel P_2^s \models \phi$
- Step 2: Mechanically translate P_1^s, P_2^s into \bar{P}_1, \bar{P}_2
 - Low-level synchronization code
 - Correctness-preserving translation, i.e., $\bar{P}_1 \parallel \bar{P}_2 \models \phi$


Solution framework

- Step 1: Synthesize *synchronization skeletons*, P_1^s, P_2^s
 - High-level synchronization actions
 - Guarded commands
 - $P_1^s \parallel P_2^s \models \phi$
- Step 2: Mechanically translate P_1^s, P_2^s into \bar{P}_1, \bar{P}_2
 - Low-level synchronization code
 - Monitors (`wait` and `notify`), mutex locks
 - Correctness-preserving translation, i.e., $\bar{P}_1 \parallel \bar{P}_2 \models \phi$


Step 1: High-level synchronization

[EmersonClarke82]

Reader P_1 :




Writer P_2 :



ϕ


Step 1: High-level synchronization

$M \models phi$:




Step 1: High-level synchronization

Reader P_1^s :



Writer P_2^s :



$$P_1^s \parallel P_2^s \models \phi$$

Step 2: Low-level synchronization

- Obtain \bar{P}_1, \bar{P}_2 from P_1^s, P_2^s
- Monitors (wait and notify), mutex locks
- $\bar{P}_1 \parallel \bar{P}_2 \models \phi$

Step 2: Coarse-grained synchronization

- Declare Boolean shared variables
- Declare (*single*) lock and condition variables

```
main() {  
  boolean idle1:=1, try1:=0, cs1:=0, idle2:=1, try2:=0, cs2:=0;  
  lock l, condition variables CVcs1, CVcs2;  
  P1c() // P2c();  
}
```

Step 2: Coarse-grained synchronization


- Declare Boolean shared variables
- Declare (*single*) lock and condition variables

```
main() {  
    boolean idle1:=1, try1:=0, cs1:=0, idle2:=1, try2:=0, cs2:=0;  
    lock l, condition variables CVCS1, CVCS2;  
    P1c() // P2c();  
}
```

Step 2: Coarse-grained synchronization

- Compile each guarded command in P_1^s, P_2^s into a coarse-grained synchronization region

Step 2: Coarse-grained synchronization



```
Execute TRY1;  
lock(l) {  
  while (!idle2)  
    wait(cvCS1, l);  
  try1, CS1 := 0, 1;  
}  
Execute CS1;
```

Step 2: Coarse-grained synchronization

```
main() {
  boolean  $idle_1:=1, try_1:=0, cs_1:=0, idle_2:=1, try_2:=0, cs_2:=0;$ 
  lock  $l$ , condition variables  $CV_{cs_1}, CV_{cs_2};$ 
   $P_1^c() \parallel P_2^c();$ 
}
```

```
 $P_1^c() \{$ 
  while(true) {
    Execute code region  $IDLE_1;$ 
    lock( $l$ ) {
       $idle_1, try_1 := 0, 1;$ 
      notify( $CV_{cs_2}$ );
    }
    Execute code region  $TRY_1;$ 
    lock( $l$ ) {
      while ( $!idle_2$ )
        wait( $CV_{cs_1}, l$ );
       $try_1, cs_1 := 0, 1;$ 
    }
    Execute code region  $CS_1;$ 
    lock( $l$ ) {
       $cs_1, idle_1 := 0, 1;$ 
      notify( $CV_{cs_2}$ );
    }
  }
}}
```

```
 $P_2^c() \{$ 
  while(true) {
    Execute code region  $IDLE_2;$ 
    lock( $l$ ) {
       $idle_2, try_2 := 0, 1;$ 
    }
    Execute code region  $TRY_2;$ 
    lock( $l$ ) {
      while ( $!(idle_1 \vee try_1)$ )
        wait( $CV_{cs_2}, l$ );
       $try_2, cs_2 := 0, 1;$ 
    }
    Execute code region  $CS_2;$ 
    lock( $l$ ) {
       $cs_2, idle_2 := 0, 1;$ 
      notify( $CV_{cs_1}$ );
    }
  }
}}
```

Step 2: Fine-grained synchronization

- Declare Boolean shared variables
- Declare mutex locks, monitor locks and condition variables

```
main() {  
  boolean idle1:=1, try1:=0, cs1:=0, idle2:=1, try2:=0, cs2:=0;  
  lock lidle1, ltry1, lcs1, lidle2, ltry2, lcs2;  
  lock lcvcs1, condition variable cvcs1;  
  lock lcvcs2, condition variable cvcs2;  
  P1() // P2();  
}
```

Step 2: Fine-grained synchronization


- Declare Boolean shared variables
- Declare mutex locks, monitor locks and condition variables

```
main() {  
  boolean idle1:=1, try1:=0, cs1:=0, idle2:=1, try2:=0, cs2:=0;  
  lock lidle1, ltry1, lcs1, lidle2, ltry2, lcs2;  
  lock lcvcs1, condition variable CVcs1;  
  lock lcvcs2, condition variable CVcs2;  
  P1f() // P2f();  
}
```

Step 2: Fine-grained synchronization

- Compile each guarded command in P_1^s, P_2^s into a fine-grained synchronization region

Step 2: Fine-grained synchronization



```

Execute TRY1;
lock(lCVCS1) {
  while (!GuardCS1())
    wait(CVCS1, lCVCS1);
}
Execute CS1;
  
```

```

boolean GuardCS1() {
  lock(ltry1, lCS1, lidle2) {
    if (idle2) {
      try1, CS1 := 0, 1;
      return(true);
    }
    else return(false);
  }
}
  
```

Step 2: Fine-grained synchronization

```
main() {
  boolean  $idle_1:=1, try_1:=0, cs_1:=0, idle_2:=1, try_2:=0, cs_2:=0;$ 
  lock  $l_{idle_1}, l_{try_1}, l_{cs_1}, l_{idle_2}, l_{try_2}, l_{cs_2};$ 
  lock  $l_{cv_{cs_1}}$ , condition variable  $cv_{cs_1}$ ; lock  $l_{cv_{cs_2}}$ , condition variable  $cv_{cs_2}$ ;
   $P_1^f() \parallel P_2^f();$ 
}
```

```
 $P_1^c() \{$ 
  while(true) {
    Execute code region  $IDLE_1;$ 
    lock( $l_{idle_1}, l_{try_1}$ ) {
       $idle_1, try_1 := 0, 1;$ 
    }
    lock( $l_{cv_{cs_2}}$ ) {
      notify( $cv_{cs_2}$ );
    }
    Execute code region  $TRY_1;$ 
    lock( $l_{cv_{cs_1}}$ ) {
      while (! $Guard_{cs_1}()$ )
        wait( $cv_{cs_1}, l_{cv_{cs_1}}$ );
    }
    Execute code region  $CS_1;$ 
    lock( $l_{idle_1}, l_{cs_1}$ ) {
       $cs_1, idle_1 := 0, 1;$ 
    }
    lock( $l_{cv_{cs_2}}$ ) {
      notify( $cv_{cs_2}$ );
    }
  }
}
```

```
 $P_2^c() \{$ 
  while(true) {
    Execute code region  $IDLE_2;$ 
    lock( $l_{idle_2}, l_{try_2}$ ) {
       $idle_2, try_2 := 0, 1;$ 
    }
    Execute code region  $TRY_2;$ 
    lock( $l_{cv_{cs_2}}$ ) {
      while (! $Guard_{cs_2}()$ )
        wait( $cv_{cs_2}, l_{cv_{cs_2}}$ );
    }
    Execute code region  $CS_2;$ 
    lock( $l_{idle_2}, l_{cs_2}$ ) {
       $cs_2, idle_2 := 0, 1;$ 
    }
    lock( $l_{cv_{cs_1}}$ ) {
      notify( $cv_{cs_1}$ );
    }
  }
}
```

Review

- What we have so far ...
 - Fully algorithmic synthesis of synchronization
 - Algorithmic front-end for high-level synchronization
 - Algorithmic back-end for low-level synchronization
 - Coarse *and* fine-grained synchronization
- What's remaining?
 - Correctness
 - What properties can we handle?

Review

- What we have so far ...
 - Fully algorithmic synthesis of synchronization
 - Algorithmic front-end for high-level synchronization
 - Algorithmic back-end for low-level synchronization
 - Coarse *and* fine-grained synchronization
- What's remaining?
 - Correctness
 - What properties can we handle?

Correspondence Lemmas

[Coarse-grained Correspondence]:

Given an *ACTL* \ *X* formula ϕ , $P_1^s \parallel P_2^s \models \phi \Rightarrow P_1^c \parallel P_2^c \models \phi$.

[Fine-grained Correspondence]:

Given an *ACTL* \ *X* formula ϕ , $P_1^s \parallel P_2^s \models \phi \Rightarrow P_1^f \parallel P_2^f \models \phi$.

Correctness

Sound and complete for consistent temporal specifications!

Contributions

- Fully algorithmic synthesis of synchronization
 - Algorithmic front-end for high-level synchronization
 - Algorithmic back-end for low-level synchronization
- Coarse and fine-grained synchronization
- Safety and liveness
- Sound and complete (for $ACTL \setminus X$)

Related Work

- Inference of high-level synchronization, guarded commands: [EC82, VYY09]
- Mapping of high-level to low-level synchronization: [DDHM01, Y-KB02]
- Lock-inference, locking granularity: [EFJM07, CCG08]
- Sketching: [S-LRBE05]
- Open systems [PR89]