

Instruction selection

Simple approach:

- Macro-expand each IR tuple/subtree into machine instructions
- Expanding tuples/subtrees independently \Rightarrow poor quality code
- Sometimes mapping is many-to-one
- “Maximal munch”: works reasonably well with RISC

Other approaches:

- Model target machine *state* as IR is expanded (*interpretive code generation*)

Copyright ©2007 by Antony L. Hosking. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and full citation on the first page. To copy otherwise, to republish, to post on servers, or to redistribute to lists, requires prior specific permission and/or fee. Request permission to publish from hosking@cs.purdue.edu.

Register and temporary management

Temporaries hold data values relevant to current computation:

- Usually registers
- May be in-memory storage temporaries in local stack frame

Register allocation: assign registers to temporaries

- Limited number of hard registers
 \Rightarrow some temporaries may need to be allocated to storage
 - assume a *pseudo-register* for each temporary
 - register allocator chooses temporaries to spill
 - allocator generates corresponding mapping
 - allocator inserts code to spill/restore pseudo-registers to/from storage as necessary

We will deal with register allocation *after* instruction selection

Tree patterns

- Express each machine instruction as fragment of IR tree: a *tree pattern*
- Instruction selection means *tiling* IR tree with minimal set of tree patterns

MIPS tree patterns

Notation:

r_i	register i
Rd	destination register
Rs	source register
Rb	base register
I	32-bit immediate
I_{16}	16-bit immediate
label	code label

Addressing modes:

- register: R
- indexed: $I_{16}(Rb)$
- immediate: I_{16}

MIPS tree patterns

$-$	r_i	TEMP		
$-$	r_0	CONST 0		
li	Rd	I		
la	Rd	label		
move	Rd	Rs	MOVE(\bullet , \bullet)	
add	Rd	Rs ₁	Rs ₂	$+(\bullet, \bullet)$
	Rd	Rs ₁	I ₁₆	$+(\bullet, \text{CONST}_{16})$, $+(\text{CONST}_{16}, \bullet)$
mulo	Rd	Rs ₁	Rs ₂	$\times(\bullet, \bullet)$
	Rd	Rs	I ₁₆	$\times(\bullet, \text{CONST}_{16})$, $\times(\text{CONST}_{16}, \bullet)$
and	Rd	Rs ₁	Rs ₂	$\text{AND}(\bullet, \bullet)$
	Rd	Rs ₁	I ₁₆	$\text{AND}(\bullet, \text{CONST}_{16})$, $\text{AND}(\text{CONST}_{16}, \bullet)$
or	Rd	Rs ₁	Rs ₂	$\text{OR}(\bullet, \bullet)$
	Rd	Rs ₁	I ₁₆	$\text{OR}(\bullet, \text{CONST}_{16})$, $\text{OR}(\text{CONST}_{16}, \bullet)$
xor	Rd	Rs ₁	Rs ₂	$\text{XOR}(\bullet, \bullet)$
	Rd	Rs ₁	I ₁₆	$\text{XOR}(\bullet, \text{CONST}_{16})$, $\text{XOR}(\text{CONST}_{16}, \bullet)$
sub	Rd	Rs ₁	Rs ₂	$-(\bullet, \bullet)$
	Rd	Rs	I ₁₆	$-(\bullet, \text{CONST}_{16})$
div	Rd	Rs ₁	Rs ₂	$/(\bullet, \bullet)$
	Rd	Rs	I ₁₆	$/(\bullet, \text{CONST}_{16})$
srl	Rd	Rs ₁	Rs ₂	$\text{RSHIFT}(\bullet, \bullet)$
	Rd	Rs	I ₁₆	$\text{RSHIFT}(\bullet, \text{CONST}_{16})$
sll	Rd	Rs ₁	Rs ₂	$\text{LSHIFT}(\bullet, \bullet)$
	Rd	Rs	I ₁₆	$\text{LSHIFT}(\bullet, \text{CONST}_{16})$
sra	Rd	Rs ₁	Rs ₂	$\times(\bullet, \text{CONST}_{2^k})$
	Rd	Rs	I ₁₆	$\text{ARSHIFT}(\bullet, \bullet)$
	Rd	Rs	I ₁₆	$\text{ARSHIFT}(\bullet, \text{CONST}_{16})$
	Rd	Rs	I ₁₆	$/(\bullet, \text{CONST}_{2^k})$
lw	Rd	I _{16(Rb)}	MEM($\bullet, \text{CONST}_{16}$), MEM($+(\text{CONST}_{16}, \bullet)$), MEM(CONST_{16}), MEM(\bullet)	

CS502

Instruction selection

5

MIPS tree patterns

sw	Rs	I _{16(Rb)}	MOVE(MEM($+(\bullet, \text{CONST}_{16})$), \bullet), MOVE(MEM($+(\text{CONST}_{16}, \bullet)$), \bullet), MOVE(MEM(CONST_{16}), \bullet), MOVE(MEM(\bullet), \bullet)
b	label		JUMP(NAME, [•])
jr	Rs		JUMP(\bullet , [•])
beq	Rs ₁	Rs ₂	CJUMP(EQ, \bullet , \bullet , label, \bullet)
	Rs ₁	I ₁₆	CJUMP(EQ, CONST ₁₆ , label, \bullet)
bne	Rs ₁	Rs ₂	CJUMP(NE, \bullet , \bullet , label, \bullet)
	Rs ₁	I ₁₆	CJUMP(NE, CONST ₁₆ , label, \bullet)
blt	Rs ₁	Rs ₂	CJUMP(LT, \bullet , \bullet , label, \bullet)
	Rs ₁	I ₁₆	CJUMP(LT, \bullet , CONST ₁₆ , label, \bullet)
bgt	Rs ₁	Rs ₂	CJUMP(GT, \bullet , \bullet , label, \bullet)
	Rs ₁	I ₁₆	CJUMP(GT, CONST ₁₆ , label, \bullet)
ble	Rs ₁	Rs ₂	CJUMP(LE, \bullet , \bullet , label, \bullet)
	Rs ₁	I ₁₆	CJUMP(LE, CONST ₁₆ , label, \bullet)
bge	Rs ₁	Rs ₂	CJUMP(GE, \bullet , \bullet , label, \bullet)
	Rs ₁	I ₁₆	CJUMP(GE, CONST ₁₆ , label, \bullet)
bitu	Rs ₁	Rs ₂	CJUMP(ULT, \bullet , \bullet , label, \bullet)
	Rs ₁	I ₁₆	CJUMP(ULT, \bullet , CONST ₁₆ , label, \bullet)
bleu	Rs ₁	Rs ₂	CJUMP(ULE, \bullet , \bullet , label, \bullet)
	Rs ₁	I ₁₆	CJUMP(ULE, CONST ₁₆ , label, \bullet)
bgtu	Rs ₁	Rs ₂	CJUMP(UGT, \bullet , \bullet , label, \bullet)
	Rs ₁	I ₁₆	CJUMP(UGT, CONST ₁₆ , label, \bullet)
bgeu	Rs ₁	Rs ₂	CJUMP(UGE, \bullet , \bullet , label, \bullet)
	Rs ₁	I ₁₆	CJUMP(UGE, CONST ₁₆ , label, \bullet)
jal	label		LABEL

CS502


Instruction selection

6

Tiling

- *Tiles* are a set of tree patterns for the target machine
- Goal is to cover the IR tree with nonoverlapping tiles

e.g., $a[i] := x$



CS502

Instruction selection

7

Optimal and optimum tilings

Optimum tiling: least cost instruction sequence

- shortest
- fewest cycles

Optimum tiling has tiles whose costs sum to lowest possible value

Optimal: no two adjacent tiles combine into single tile of lower cost

optimum \Rightarrow optimal
optimal $\not\Rightarrow$ optimum

CISC instructions have complex tiles \Rightarrow optimal $\not\approx$ optimum

RISC instructions have small tiles \Rightarrow optimal \approx optimum

CS502

Instruction selection

8

Optimal tiling

Maximal “munch”:

1. Start at root of tree
2. Tile root with largest tile that fits
3. Repeat for each subtree

Optimum tiling

Dynamic programming

- Assign a cost to every tree node: sum of instruction costs of best tiling for that node (including best tilings for children)

Example:

Tile	Instruction	Cost			Total Cost
		Tile Cost	Leaves Cost	Total Cost	
+(\bullet , \bullet)	add	1	1+1	3	
+(\bullet , CONST 2)	add	1	1+0	2	
+CONST 1, \bullet)	add	1	0+1	2	

CISC machines

- few registers (Pentium has 6 general, SP and FP)
allocate TEMP nodes freely, assume good register allocation
- different register classes, some operations only on certain registers (Pentium allows mul/div only on eax, high-order bits into edx)

$$\begin{aligned} \text{eax} &\leftarrow t_2 \\ t_1 \leftarrow t_2 \times t_3 &\equiv \text{eax} \leftarrow \text{eax} \times t_3; \text{edx} \leftarrow \\ &\quad t_1 \leftarrow \text{eax} \end{aligned}$$

register allocator removes redundant moves

- 2-address instructions

$$\begin{aligned} t_1 \leftarrow t_2 + t_3 &\equiv t_1 \leftarrow t_2 \\ &\quad t_1 \leftarrow t_1 + t_3 \end{aligned}$$

register allocator removes redundant moves

- arithmetic operations can address memory
spill phase of register allocator will handle as

$$\begin{aligned} \text{eax} &\leftarrow [\text{ebp}-8] \\ \text{eax} &\leftarrow \text{eax} + \text{ecx} \equiv [\text{ebp}-8] \leftarrow [\text{ebp}-8] + \text{ecx} \\ &\quad [\text{ebp}-8] \leftarrow \text{eax} \end{aligned}$$

- several memory addressing modes
- variable-length instructions
- instructions with side-effects such as “auto-increment” addressing