Outline

- Introduction
- Background
- Distributed DBMS Architecture
- Distributed Database Design
- Distributed Query Processing
- Distributed Transaction Management
 - ☐ Transaction Concepts and Models
 - ☐ Distributed Concurrency Control
 - □ Distributed Reliability
- Building Distributed Database Systems (RAID)
- Mobile Database Systems
- Privacy, Trust, and Authentication
- Peer to Peer Systems


Useful References

- H.T. Kung and John T. Robinson, <u>On</u>
 <u>Optimistic Methods for Concurrency Control</u>,
 ACM Trans. Database Systems, 6(2), 1981.
- □ B. Bhargava, <u>Concurrency Control in Database</u> <u>Systems</u>, IEEE Trans on Knowledge and Data Engineering, 11(1), Jan.-Feb. 1999


Optimistic Concurrency Control Algorithms

- □ Transaction execution model: divide into subtransactions each of which execute at a site
 - \Box T_{ij} : transaction T_i that executes at site j
- Transactions run independently at each site until they reach the end of their read phases
- All subtransactions are assigned a timestamp at the end of their read phase
- □ Validation test performed during validation phase. If one fails, all rejected.


Optimistic Concurrency Control Processing



Transaction Types on a Site



Exmaple of Locking vs Optimistic



$$S(R_i) \cap S(W_J) \neq \emptyset$$
 AND

$$\Pi(R_i) < \Pi(W_J)$$

$$\Rightarrow T_i \rightarrow T_J$$

Locking


 $R_i R_J W_i W_J$

Optimistic

 $R_i R_J W_i W_J$

 $R_i R_J W_J W_i$

Example: $h = R_1 R_2 W_2 R_3 W_3 ... R_n W_n W_1$



Locking: This history not allowed

W₂ is blocked by R₁ T₂ cannot finish before T₁

What if T_1 is a log trans. and T_2 is a small trans.?


 T_1 blocks T_2 ; can block $T_3 ... T_n$ if $(R_2 \cap W_3 \neq \emptyset)$

Optimistic [Kung]

 T_i (i = 2,...,n) commit. W_i saved for valid_n R_1 validated with W_i , T_1 aborted

$$h = R_1 R_2 W_2 ... R_n W_n W_1$$
switch to

Optimistic Validation (first modification)



T_i's can commit, W_i and R_i saved from validation W₁ validates with W_i and R_i

T₁ aborted if validation fails (second modification)

$$h = R_1 R_2 W_2 R_3 W_3 ... R_n W_n W_1$$

Switch R_1 to the right after W_2 , $W_3...W_n$ Switch W_1 to the left before R_n , $R_{n-1}...R_2$ If R_1 and W_1 are adjacent, T_1 is successful

$$h \equiv R_1 R_2 W_2 \dots R_k W_k \dots R_n W_n W_1$$

$$\equiv R_2 W_2 ... R_1 W_1 R_k W_k ... R_n W_n$$

Probability that two transactions do not share an object

ility that two transactions share an object
$$= \frac{{}^{M}C_{B_{S}} {}^{*M}-B_{S}}{{}^{M}C_{B_{S}}} C_{B_{S}}$$
$$= \left(\frac{M-B_{S}}{M}\right) * \left(\frac{M-B_{S}-1}{M-1}\right) * \left(\frac{M-2B_{S}+1}{M-B_{S}+1}\right)$$

Lower bound on this problem
$$= \left(\frac{M - 2B_S + 1}{M - B_S + 1}\right)^{B_S}$$

Maximum problem that two transactions will share an object

$$=1-\left(\frac{M-2B_{S}+1}{M-B_{S}+1}\right)^{B_{S}}$$

BS	\mathbf{M}	Probability of conflict	Drobability of avala
5	100	.0576	Probability of cycle = 0(PC²) ≅ small
10	500	.0025	
20	1000	.113	

Concurrency/Multiprogramming level is low

Example:

I/O = .005 seconds

CPU = .0001 seconds

Trans size = 5

Time to execute trans. = .0255 seconds

For another trans. to meet this trans. in the system

Arrival rate >
$$\frac{1}{.0255}$$
 or > 40 per second

Optimistic CC Validation Test

If all transactions T_k where $ts(T_k) < ts(T_{ij})$ have completed their write phase before T_{ij} has started its read phase, then validation succeeds

☐ Transaction executions in serial order

$$T_k \vdash R + V + W \mid T_{ij} \vdash R + V + W \mid$$

Optimistic CC Validation Test

If there is any transaction T_k such that $ts(T_k) < ts(T_{ij})$ and which completes its write phase while T_{ij} is in its read phase, then validation succeeds if $WS(T_k) \cap RS(T_{ij}) = \emptyset$

 \square Read and write phases overlap, but T_{ij} does not read data items written by T_k

$$T_k \vdash R + V \vdash W \mid T_{ij} \vdash R + V + W \mid$$

Optimistic CC Validation Test

If there is any transaction T_k such that $ts(T_k) < ts(T_{ij})$ and which completes its read phase before T_{ij} completes its read phase, then validation succeeds if $WS(T_k) \cap RS(T_{ij}) = \emptyset$ and $WS(T_k) \cap WS(T_{ij}) = \emptyset$

☐ They overlap, but don't access any common data items.

$$T_{k} \vdash \begin{array}{c|c} R + V + W \\ \hline T_{ii} \vdash \begin{array}{c|c} R + V + W \\ \hline \end{array}$$