Modular Reasoning for Deterministic Parallelism

Mike Dodds

University of Cambridge, UK md466@cl.cam.ac.uk Suresh Jagannathan

Purdue University, Indiana (work done while on sabbatical at Cambridge) suresh@cs.purdue.edu Matthew J. Parkinson

Microsoft Research Cambridge, UK mattpark@microsoft.com

Abstract

Weaving a concurrency control protocol into a program is difficult and error-prone. One way to alleviate this burden is *deterministic parallelism*. In this well-studied approach to parallelisation, a sequential program is annotated with sections that can execute concurrently, with automatically injected control constructs used to ensure observable behaviour consistent with the original program.

This paper examines the formal specification and verification of these constructs. Our high-level specification defines the conditions necessary for correct execution; these conditions reflect program dependencies necessary to ensure deterministic behaviour. We connect the high-level specification used by clients of the library with the low-level library implementation, to prove that a client's requirements for determinism are enforced. Significantly, we can reason about program and library correctness without breaking abstraction boundaries.

To achieve this, we use *concurrent abstract predicates*, based on separation logic, to encapsulate racy behaviour in the library's implementation. To allow generic specifications of libraries that can be instantiated by client programs, we extend the logic with higherorder parameters and quantification. We show that our high-level specification abstracts the details of deterministic parallelism by verifying two different low-level implementations of the library.

Categories and Subject Descriptors D.2.4 [*Software Engineering*]: Program Verification—Correctness proofs; D.3.3 [*Programming Languages*]: Language Constructs and Features—Concurrent programming structures

General Terms Languages, Theory, Verification

Keywords Separation Logic, Concurrent Abstract Predicates, Concurrency, Futures

1. Introduction

Writing safe and efficient concurrent programs is challenging because it requires programmers not only to parcel useful units of work into threads that can be executed in parallel, but also to weave suitable concurrency control to coordinate the access of these threads to shared data. To enable effective reasoning about concurrent programs, however, it is essential to devise *modular* abstractions whose implementations can be hidden behind well-

POPL'11, January 26-28, 2011, Austin, Texas, USA.

Copyright © 2011 ACM 978-1-4503-0490-0/11/01...\$10.00

defined interfaces, allowing clients to reason about correctness in terms of abstract, rather than concrete, behaviour.

In this paper, we consider the verification of one such concurrency construct: barriers. In *deterministic* parallelization, code regions in a sequential program are executed concurrently. While the parallelized program is internally nondeterministic, control constructs are used to ensure that it exhibits the same deterministic observable behaviour as its sequential counterpart. Automatic parallelization of this kind has been well-studied for loop-intensive numerical computations. However, it is also possible to extract parallelism from irregularly structured sequential programs, where program dependencies are not readily apparent [4, 22, 25].

One way to achieve deterministic parallelism is through compilerinjected barriers [19]. We can think of these barriers as resource management operations that enforce the original sequential order (aka program dependencies). A resource could be any program variable, data structure, memory region, lock, etc. for which ownership guarantees are essential in order to enforce deterministic semantics. We assume barrier implementations are provided as part of a library.

While the intuition behind using such barriers is quite simple, there are many possible implementations. Verifying that an implementation adheres to this intuition is challenging for several reasons.

First, the patterns of signalling in a barrier implementation are highly non-local. To access a resource, a barrier must wait until all logically preceding threads have indicated that it is safe to do so; these logically preceding threads represent sources in a dependency graph. This abstract view of resource-transfer does not fit with the structure of a highly concurrent implementation, making it difficult to avoid breaking abstraction boundaries.

Furthermore, compiler optimizations might strive to identify the earliest point in a thread's execution path from where a resource is no longer required. In some cases, this means threads can release resources without ever acquiring them, so that subsequent signalling of this resource by its ancestors to its descendants can bypass it altogether. An ancestor of a thread is a computation that logically precedes it under sequential execution, and a descendent is a computation that logically follows it. Implementations of barriers must allow a thread to renounce the acquisition of a resource in this way.

Finally, barriers may have to treat reads and writes differently to ensure preservation of sequential behaviour. Although many reads can be performed concurrently, they must be sequentialized with respect to writes. Moreover, reads must be sequentialized with respect to other reads, if there is an intervening write in the sequential order.

In this paper, we show how to reason in a modular way about implementations of such barriers. To do this, we use concurrent abstract predicates [6], a technique based on separation logic that enables abstract reasoning about concurrent modules. Our logic

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

allows us to reason about both high-level behavioural properties and low-level implementation details. This approach allows finegrained reasoning about behaviour, meaning that each thread can be given access to exactly the behaviour it needs to run according to the abstract specification. This behavioural reasoning is *local*, meaning even non-local descriptions of the shared state can be encapsulated and abstracted.

By leveraging concurrent abstract predicates in this way, we take a first step towards the formal specification and verification of a system for deterministic parallelism. While full verification of compiler analyses, transformations, and library implementations is our ultimate goal, we focus here on just the verification problem for libraries. We present a high-level specification for reasoning about barriers for deterministic parallelism, independent of their low-level implementation. We prove that two low-level implementations of these barriers implement our high-level specification.

In the presence of runtime thread creation and dynamic (heapallocated) data, our specification must also be both generic and dynamic, in the sense that it must be able to construct signals at runtime that protect arbitrary resources. To support the transfer of arbitrary resources between threads, we have extended the concurrent abstract predicates approach to support higher-order predicate parameters, and higher-order quantification. The controlled resources are represented by propositional arguments to abstract predicates.

We make the following contributions:

- 1. We develop a high-level abstract specification for reasoning about libraries that implement barriers used to enforce deterministic parallelism. This specification can express complex behaviours such as the dynamic construction of new barriers and out-of-order signalling between threads.
- 2. We provide proofs that two implementations of such barriers satisfy our high-level specification. The first implementation naïvely sequentializes signalling, while the second aggregates information from logically earlier threads to avoid this bottleneck.
- 3. We extend prior work on concurrent abstract predicates to support higher-order parameters and quantifications, following higher-order separation logic [3]. By allowing propositional parameters, we can define predicates that take invariants as arguments, to enable abstract reasoning about resource transfer.

An extended version of this paper containing full proofs is available as a technical report [9].

2. A Specification for Deterministic Parallelism

In this section, we describe the behaviour of a library providing barriers for enforcing deterministic parallelism. We define a highlevel specifications for these barriers, which allow us to prove that programs parallelised using these barriers preserve sequential behaviour.

We assume that code sections believed to be amenable for parallelization have been identified, and the program split accordingly into threads. We assume a total logical ordering on threads, such that executing the threads serially in the logical order gives the same result as the original (unparallelised) program.

Barriers are associated with resources (e.g., program variables, data structures, etc.) that are to be shared between concurrentlyexecuting program segments. There are two sorts of barriers. A *grant* barrier notifies logically later threads that the current thread will no longer use the resource. A *wait* barrier blocks until all logically prior threads have signalled that they will no longer use the resource (i.e., have issued grants). We assume barriers have been appropriately injected by a compiler to ensure that all salient data dependencies in the original program are respected. Consider the following function f; here * corresponds to nondeterministic choice, so sleep(*) waits for an arbitrary period of time:

Suppose now that we run two instances of f in sequence:

When this program terminates, location x and y will both hold 16.

Here, the second call to f may have to wait for the first call to finish its arbitrarily long sleep, even though the first call will do nothing more once it wakes. We parallelise this function by constructing two new functions f1 and f2. We run both concurrently, but require that f1 passes control of x and y to f2 *before* sleeping, allowing f2 to continue executing.

f2(x,y,v,i) {
<pre>wait(i);</pre>
if(x<10) {
y:=y+v; x:=x+v;
} else {
<pre>sleep(*);</pre>
}

x:=0; y:=0; i:=newchan(); f1(x,y,5,i)||f2(x,y,11,i);

The barriers in f1 and f2 ensure that the two threads wait exactly until the resources they require can be safely modified, without violating sequential program dependencies. The correct ordering is enforced by barriers that communicate through a channel; in the example, newchan creates the channel i. Assuming the barriers are correctly implemented, the resulting behaviour is equivalent to that of the original sequential program.

2.1 Verifying a Client Program

How can we verify that our parallelised program based on f1 and f2 has the same specification as the original sequential program? Typically, one would incorporate signalling machinery as part of a parallelization program analysis. Clients would then reason about program behaviour using the operational semantics of the barrier implementation. Validating the correctness of parallelisation with respect to the sequential program semantics would therefore require a detailed knowledge of the barrier implementation. Any changes to the implementation could entail reproving the correctness of the parallelisation analysis.

In contrast, we reason about program behaviour in terms of abstract specifications for grant, wait and newchan. Such an approach has the following advantages: (1) Implementors can modify their underlying implementation and be sure that relevant program properties are preserved by the implementation, and (2) client proofs (in this case, proofs involving compiler correctness) can be completed without knowledge of the underlying implementation.

We will reason about f1 and f2 using separation logic. We write the following assertion to denote that x points to value v and y to value v', and that x and y are distinct: $x \mapsto v * y \mapsto v'$. To reason about the parallel composition of threads, we use the PAR rule of concurrent separation logic [20]:

$$\frac{\{P_1\} C_1 \{Q_1\} \quad \{P_2\} C_2 \{Q_2\}}{\{P_1 * P_2\} C_1 \| C_2 \{Q_1 * Q_2\}} \text{ Par}$$

Now, to reason about f1 and f2, we must be able to encode the fact that f1 can give up access to x and y by calling grant(i),

while f2 can retrieve access to them by calling wait(i). To use the parallel rule, we must be able to give the two threads star-separated preconditions.

We encode these two facts by defining two predicates, fut and req, corresponding to the *future resource*, the resource that can be acquired from logically earlier threads, and the *required resource*, the resource that must be supplied to logically later threads. We read these as follows:

$$fut(i, P)$$
 – By calling wait on *i*, the thread will acquire a resource satisfying the assertion *P*.

$$req(i, P)$$
 – By calling grant on *i* when holding a resource satisfying *P*, the thread will lose the resource *P*.

These predicates are *abstract*; each instantiation of the library will define them differently; the client program knows nothing about how they are actually defined. The client only depends on an abstract specification that captures the intuitive meaning of the predicates:

$$\{ emp \} \quad i := newchan() \quad \{ req(i, P) * fut(i, P) \}$$

$$\{ fut(i, P) \} \quad wait(i) \quad \{ P \}$$

$$\{ req(i, P) * P \} \quad grant(i) \quad \{ emp \}$$

(Note that this is a weaker version of our full specification, given in Fig. 2.)

The specification of newchan is noteworthy. This specification is implicitly universally quantified for all assertions P, meaning that we can construct a predicate for any assertion.¹ New fut and req predicates can be constructed at run-time using newchan, meaning we can construct an arbitrarily large number of channels for use in the program.

Given these two predicates, we can define the following specifications for f1 and f2.

$$\begin{cases} v_1 < 10 \land x \mapsto v_1 * y \mapsto v_2 \\ * \operatorname{req} \begin{pmatrix} x \mapsto (v_1 + v) * \\ y \mapsto (v_2 + v) \end{pmatrix} \end{pmatrix} \quad \texttt{f1}(x, y, v, i) \quad \{\texttt{emp}\} \\ \begin{cases} v_3 < 10 \land \\ \mathsf{fut}(i, x \mapsto v_3 * y \mapsto v_4) \end{pmatrix} \quad \texttt{f2}(x, y, v, i) \quad \begin{cases} x \mapsto (v_3 + v) \\ * y \mapsto (v_4 + v) \end{pmatrix} \end{cases}$$

The specification for f1 says that the thread must supply the req predicate with the resources x and y such that the value in x is less than 10. The specification for f2 says that the thread can receive x and y with the value in x less than 10. Fig. 1 gives sketch-proofs for these two specifications.

Given this specification, the proof for the main program goes through as follows:

$$\begin{cases} \mathbf{x} \mapsto \mathbf{-} * \mathbf{y} \mapsto \mathbf{-} \\ \mathbf{x}:=0; \ \mathbf{y}:=0; \ \mathbf{i}:=\mathsf{newchan}(); \\ \{\mathbf{x} \mapsto 0 * \mathbf{y} \mapsto 0 * \mathsf{req}(i, x \mapsto 5 * y \mapsto 5) * \mathsf{fut}(i, x \mapsto 5 * y \mapsto 5) \} \\ \mathsf{f1}(\mathbf{x}, \mathbf{y}, \mathbf{5}, \mathbf{i}) \mid\mid \mathsf{f2}(\mathbf{x}, \mathbf{y}, \mathsf{11}, \mathbf{i}) \not/ \mathsf{Parallel rule.} \\ \{x \mapsto 16 * y \mapsto 16 \} \end{cases}$$

This proof establishes that the post-condition for the parallelised version of the program is identical to the post-condition for the original sequential version.

$$\begin{cases} v_1 < 10 \land x \mapsto v_1 * y \mapsto v_2 * \\ \text{req} (i, x \mapsto (v_1+v) * y \mapsto (v_2+v)) \\ \text{if} (x<10) \{ \\ y:=y+v; x:=x+v; \\ \begin{cases} x \mapsto (v_1+v) * y \mapsto (v_2+v) * \\ \text{req} (i, x \mapsto (v_1+v) * y \mapsto (v_2+v)) \\ \text{grant(i); } // \text{ Abstract spec.} \\ \{ \text{emp} \\ \} \\ \text{else } \dots // \text{ Contradiction as } v_1 < 10. \\ \{ \text{emp} \\ \end{cases} \\ \begin{cases} v_3 < 10 \land \text{fut} (i, x \mapsto v_3 * y \mapsto v_4) \\ \text{if} (x<10) \\ \text{wait(i); } // \text{ Abstract spec.} \\ \{ v_1 < 10 \land x \mapsto v_3 * y \mapsto v_4 \\ y:=y+v; x:=x+v; \\ \{ x \mapsto (v_3+v) * y \mapsto (v_4+v) \\ \} \\ \text{else } \dots // \text{ Contradiction as } v_3 < 10. \\ \\ x \mapsto (v_3+v) * y \mapsto (v_4+v) \\ \end{cases} \end{cases}$$

Figure 1. Proofs for f1 and f2.

2.2 Generalising to Many Threads

Suppose we want to run many copies of the function f in sequence, for example over an array of values vs. We might have the following sequential program:

To parallelise this program, we want each call to f to run in a separate thread. To do this, f must be modified to contain calls to *both* grant and wait. Intuitively, each call to f receives the resource from logically earlier threads (those invoked in earlier loop iterations) with wait, then releases it to logically later threads (those invoked in later loop iterations) using grant.

To allow many threads to access the same resource in sequence, we can construct a *chain* of channels. A wait barrier called on a channel waits for grant barriers on *all* preceding channels. We use the ordering in chains of channels to model the logical ordering between a sequence of parallelised threads.

A chain initially consists of a singleton channel constructed using newchan. We introduce an operation split that allows us to insert a new channel into the chain. The specification of split takes a req predicate for an existing channel and creates a new fut and req predicate representing the new channel. The new channel is inserted into the chain immediately before the existing channel. We extend the req predicate with an additional argument identifying the preceding channel in the chain. The split operation's specification is given in Fig. 2.

There are two more potential sources of parallelism in f. First, in the original transformation involving f1 and f2, we did not distinguish between the resources x and y. However, we need to gain access to y only if we take the first branch of the conditional. Otherwise we can release y to logically future threads. To realise this parallelism in the new version of f, we use two chains of channels: one for x, and one for y.

Second, we can exploit the ability to *renounce* access to a resource without acquiring it first. In the simple specification given

¹ In the full specification, we impose an extra requirement that P is *stable*, meaning invariant under concurrent interference, but this holds trivially for unshared assertions such as $x \mapsto v * y \mapsto v'$.

Specs:

$$\begin{cases} \operatorname{fut}(i, P) \} & \operatorname{wait}(i) \\ \{P\} \end{cases}$$

$$\begin{cases} \operatorname{req}(i, i', P) * \\ P \lor \begin{pmatrix} \operatorname{fut}(i', P') \\ * (P' \neg P) \end{pmatrix} \end{pmatrix} & \operatorname{grant}(i) \\ \begin{cases} \operatorname{req}(j, j', P) \\ * \operatorname{stable}(Q) \end{pmatrix} \\ j, j' := \operatorname{split}(i) \\ \begin{cases} \operatorname{req}(j, j', P) \\ * \operatorname{fut}(j', Q) \\ * \operatorname{req}(j', i', Q) \end{pmatrix} \\ \\ \{\operatorname{stable}(P)\} & i := \operatorname{newchan}() \\ \begin{cases} \operatorname{fut}(i, P) \\ * \operatorname{req}(i, \operatorname{nil}, P) \\ \\ * \operatorname{req}(i, \operatorname{nil}, P) \end{cases} \end{cases}$$

$$AXIOMS: \\ \begin{pmatrix} \operatorname{fut}(i, P) * (P \neg * (P_1 \ast P_2)) \\ * \operatorname{stable}(P_1) * \operatorname{stable}(P_2) \end{pmatrix} \implies \operatorname{fut}(i, P_1) * \operatorname{fut}(i, P_2)$$



above, we can only call grant if we hold the required resource. However, this is often not necessary. For example, if we take the second branch of the conditional in f, we do not need the resource y. It is safe to notify future threads that y is available, conditional on all logically prior threads releasing it, even though the thread itself never acquired access to the resource.

Renunciation can be a powerful technique for parallelisation. Suppose a thread is logically last in a chain of threads accessing a resource. Suppose the thread takes an execution path rendering it unnecessary to ever access the resource. Without renunciation, a call to grant will block until all earlier threads have finished with the resource. With renunciation, the thread can pass the barrier and continue executing, irrespective of the status of logically earlier threads.

To support renunciation, we modify the specification for grant (see Fig. 2). This new specification allows a thread to discharge a req using the preceding fut predicate. In other words, the thread gives up the ability to ever acquire the resource, and instead forwards this capability to future threads. When the resource becomes available from logically prior threads, the *next* thread in the logical order will receive it. The assertion $(P' \rightarrow P)$ is used to convert the state supplied by the future to the state required by the next thread.²

In Fig. 2, we also add an *axiom* to our specification. This is a fact about the library predicates that clients of the library can make use of. The axiom allows resource splitting. This axiom asserts that when a thread can receive a resource P using identifier i, access to that resource can be split between two threads, potentially before the resource is available. The assertion $(P \twoheadrightarrow (P_1 * P_2))$ asserts that P can be split into P_1 and P_2 .

We now define fp, top of Fig. 3, a version of f which is safe to run in parallel with many copies of itself. This function takes arguments ix and iy representing the next points in the two channel sequences, and ixp and iyp representing the immediately prior points. We verify fp against the following specification:

$$\begin{cases} \mathsf{req}(\texttt{ix},\texttt{ixp},\texttt{x}\mapsto_)*\mathsf{fut}(\texttt{ixp},\texttt{x}\mapsto_)*\\ \mathsf{req}(\texttt{iy},\texttt{iyp},\texttt{y}\mapsto_)*\mathsf{fut}(\texttt{iyp},\texttt{y}\mapsto_) \end{cases} \quad \texttt{fp}(\ldots) \quad \left\{\mathsf{emp}\right\} \end{cases}$$

A proof of this specification is given in Fig. 4. Note that we only assert basic memory safety in this specification. We could verify

```
fp(x,y,v,ix,iy,ixp,iyp) {
  wait(ixp);
 if (x<10) {
   wait(iyp);
   y:=y+v; grant(iy);
   x:=x+v; grant(ix);
 } else {
   grant(ix); grant(iy);
    sleep(*);
} }
ixf:=newchan(); iyf:=newchan();
for(j:=0; j<max; j++){</pre>
 v:=vs[j];
 ixl:=ixn; (ixf,ixn):=split(ixf);
 iyl:=iyn; (iyf,iyn):=split(iyf);
 future( fp(x,y,v,ixn,iyn,ixl,iyl) );
}
wait(ixf); wait(iyf);
```

Figure 3. Example parallelisation of **f** and a client. The **future** annotation marks the call to **fp** as a source of deterministic parallelism.

```
 \left\{ \begin{array}{l} \mathsf{req}(\texttt{ix},\texttt{ixp},x\mapsto\_)*\mathsf{fut}(\texttt{ixp},x\mapsto\_)*\\ \mathsf{req}(\texttt{iy},\texttt{iyp},y\mapsto\_)*\mathsf{fut}(\texttt{iyp},y\mapsto\_) \\ \mathsf{fp}(\texttt{x},\texttt{y},\texttt{v},\texttt{ix},\texttt{iy},\texttt{ixp},\texttt{iyp}) \end{array} \right\} 
                 wait(ixp);
                 \begin{cases} x \mapsto \_* \operatorname{req}(\operatorname{ix}, \operatorname{ixp}, x \mapsto \_) * \\ \operatorname{req}(\operatorname{iy}, \operatorname{iyp}, y \mapsto \_) * \operatorname{fut}(\operatorname{iyp}, y \mapsto \_) \end{cases} 
                  if (x<10) {
                       wait(iyp);
                       \begin{cases} x \mapsto \_* y \mapsto \_* \\ \mathsf{req}(\texttt{ix}, \texttt{ixp}, x \mapsto \_) * \mathsf{req}(\texttt{iy}, \texttt{iyp}, y \mapsto \_) \end{cases}
                        y:=y+v; grant(iy);
                        x \mapsto \_* \operatorname{req}(\operatorname{ix}, \operatorname{ixp}, x \mapsto \_) 
                         x:=x+v; grant(ix);
10
                 } else {
11
                        grant(ix);
12
                       \left\{ \mathsf{req}(\mathtt{iy},\mathtt{iyp},y\mapsto\_) * \mathsf{fut}(\mathtt{iyp},y\mapsto\_) \right\}
13
                        grant(iy);
14
                          emp }
                        sleep(*);
          } }
       {emp}
18
```

Figure 4. Proof for parallelised program fp.

more complex properties by giving the fut and req predicates stronger invariants.

Line 14 of the proof is noteworthy. There, the precondition *does* not assert that the thread has access to $y \mapsto _$; rather, it asserts it can acquire access by calling wait. Instead of doing this, the thread renounces access to the resource, giving it up without ever having it.

² A resource satisfies $P' \twoheadrightarrow P$ iff its combination with any disjoint resource satisfying P' produces a resource satisfying P.

```
g(x) {
                   gp(x,r,rp,w,wp) {
  if(*) {
                     if(*) {
   sleep(*);
                       grant(r);
   read(x);
                       sleep(*);
 7
                       wait(rp);
                       read(x);
  else {
    write(x);
                       grant(w);
} }
                     } else {
                       wait(rp); wait(wp);
                       write(x);
                       grant(r); grant(w);
                   } }
```

Figure 5. Example function g and its parallelisation.

The parallelised version of the main program is given at the bottom of Fig. 3. We give the following sketch-proof for this example. Here the predicates req(ixf, ixn, true) and req(iyf, iyn, true) are dummy req predicates used to represent the logically latest element of the sequential order. The predicate array stands for the array of values.

```
 \begin{cases} \operatorname{array(vs,max)} \\ \operatorname{ixf:=newchan(); iyf:=newchan();} \\ \left\{ \operatorname{array(vs,max) * req(ixf,nil,true) * fut(ixf, x \mapsto \_)} \\ * req(iyf,nil,true) * fut(iyf, y \mapsto \_) \\ \end{cases} \\ for(j:=0; j < max; j++) \\ \operatorname{ixl:=ixn; (ixf,ixn):=split(ixf);} \\ \left\{ \operatorname{array(vs,max) * req(ixf,ixn,true) * fut(ixn, x \mapsto \_)} \\ * req(ixn,ixl, x \mapsto \_) * fut(ixl, x \mapsto \_) \\ * req(iyf,iyn,true) * fut(iyn, y \mapsto \_) \\ \end{cases} \\ iyl:=iyn; (iyf,iyn):=split(iyf); \\ \left\{ \operatorname{array(vs,max) * req(ixf,ixn,true) * fut(ixn, x \mapsto \_)} \\ * req(ixn,ixl, x \mapsto \_) * fut(ixl, x \mapsto \_) \\ * req(ixf,iyn):=split(iyf); \\ \left\{ \operatorname{array(vs,max) * req(ixf,ixn,true) * fut(ixl, x \mapsto \_)} \\ * req(iyf,iyn,true) * fut(iyl, y \mapsto \_) \\ * req(iyf,iyn,true) * fut(iyl, y \mapsto \_) \\ \\ future(fp(x,y,vs[j],ixn,iyn,ixl,iyl)); \\ \\ wait(ixf); wait(iyf); // GC dunmy req predicates. \\ \left\{ \operatorname{array(vs,max) * x \mapsto \_ * y \mapsto \_} \right\} \end{cases}
```

We have shown that our parallelised version of the program is memory-safe. With a little more effort, we could verify the behaviour of the program. Crucially, even though this program features many threads running at once, with complex communication between threads, each individual thread is able to reason locally, without dealing with other threads or the implementation of the barriers.

2.3 Relating Reads and Writes

Further parallelism is available by refining read and write accesses to a resource. Consider the function g given in Fig. 5. It is safe for parallel threads to read x at the same time. However, it is important that writes to x are sequentialised, and that groups of reads are sequentialised *with respect to writes*. If two groups of reading threads are separated by a writing thread, the logically later group must wait for the writer to finish before reading.

To exploit this, we split reading and writing into two channels. We use r and rp for reads, and w and wp for writes. w and r are the outgoing channels, while wp and rp are the incoming channel. As soon as the thread nondeterministically takes the first branch of the

$$\begin{cases} \operatorname{fut}(\mathbf{rp}, \mathbf{x} \stackrel{\pi}{\mapsto} _{-}) * \operatorname{fut}(\mathbf{wp}, \mathbf{x} \stackrel{\pi'}{\mapsto} _{-}) \land \pi + \pi' = 1 \\ * \operatorname{req}(\mathbf{r}, \mathbf{rp}, \mathbf{x} \stackrel{\frac{1}{2}\pi}{\to} _{-}) * \operatorname{req}(\mathbf{w}, \mathbf{wp}, \mathbf{x} \stackrel{\pi' + \frac{1}{2}\pi}{\to} _{-}) \end{cases} \\ \\ 2 \quad \operatorname{if}(*) \{ \\ 3 \quad // \operatorname{Apply the future splitting axiom to rp. \\ \begin{cases} \operatorname{fut}(\mathbf{rp}, \mathbf{x} \stackrel{\frac{1}{2}\pi}{\to} _{-}) * \operatorname{fut}(\mathbf{rp}, \mathbf{x} \stackrel{\frac{1}{2}\pi}{\to} _{-}) * \operatorname{fut}(\mathbf{wp}, \mathbf{x} \stackrel{\pi'}{\to} _{-}) \\ & * \operatorname{req}(\mathbf{r}, \mathbf{rp}, \mathbf{x} \stackrel{\frac{1}{2}\pi}{\to} _{-}) * \operatorname{req}(\mathbf{w}, \mathbf{wp}, \mathbf{x} \stackrel{\pi' + \frac{1}{2}\pi}{\to} _{-}) \end{cases} \\ \\ 5 \quad \operatorname{grant}(\mathbf{r}); \\ 6 \quad \left\{ \begin{array}{c} \operatorname{fut}(\mathbf{rp}, \mathbf{x} \stackrel{\frac{1}{2}\pi}{\to} _{-}) * \operatorname{fut}(\mathbf{wp}, \mathbf{x} \stackrel{\pi'}{\to} _{-}) \\ & * \operatorname{req}(\mathbf{w}, \mathbf{wp}, \mathbf{x} \stackrel{\pi' + \frac{1}{2}\pi}{\to} _{-}) \end{array} \right\} \\ \\ 7 \quad \operatorname{sleep}(*); \ \operatorname{wait}(\mathbf{rp}); \\ 8 \quad \left\{ \mathbf{x} \stackrel{\frac{1}{2}\pi}{\to} _{-} * \operatorname{fut}(\mathbf{wp}, \mathbf{x} \stackrel{\pi'}{\to} _{-}) * \operatorname{req}(\mathbf{w}, \mathbf{wp}, \mathbf{x} \stackrel{\pi' + \frac{1}{2}\pi}{\to} _{-}) \right\} \\ 9 \quad \operatorname{read}(\mathbf{x}); \ \operatorname{grant}(\mathbf{w}); \\ 10 \quad \left\{ \operatorname{emp} \right\} \\ \\ 11 \quad \right\} \ \operatorname{else}\{ \ \ldots \ \right\}$$

Figure 6. Proof for parallelised program gp.

conditional, it can use the read channel to signal that later threads can read. In contrast, a thread that wishes to write must wait for both the read and write channels. The parallelised program is given in Fig 5.

In separation logic, read and write access are often controlled by *fractional permissions* [5]. Each thread can hold either full permission, 1, on a location x, denoted $x \mapsto v$, or fractional permission $\pi \in (0..1)$, denoted $x \stackrel{\pi}{\longrightarrow} v$. Full permission gives the thread exclusive permission to write, while fractional permission gives non-exclusive permission to read. Fractional permissions compose by addition, as follows:

$$x \xrightarrow{\pi} v * x \xrightarrow{\pi'} v \quad \Longleftrightarrow \quad x \xrightarrow{\pi + \pi'} v \qquad \quad \text{if } \pi + \pi' \leq 1.$$

We give the function gp the following specification:

$$\begin{cases} \operatorname{req}(\mathbf{r}, \mathbf{rp}, x \xrightarrow{\frac{1}{2}\pi} _) * \operatorname{fut}(\mathbf{rp}, x \xrightarrow{\pi} _) * \\ \operatorname{req}(\mathbf{w}, \mathbf{wp}, x \xrightarrow{\pi' + \frac{1}{2}\pi} _) * \operatorname{fut}(\mathbf{wp}, x \xrightarrow{\pi'} _) \\ \land \pi + \pi' = 1 \end{cases} \quad \operatorname{gp}(\ldots) \quad \{\operatorname{emp}\} \end{cases}$$

This specification says that when a thread receives a fractional permission from the read channel, only half of it has to be sent on to future threads using the read channel. The other half can be supplied on the write channel. This allows a thread to keep the ability to read, while notifying future threads that they also can read.

Fig. 6 shows a sketch-proof for the program. We elide the writing branch of the conditional as it is straightforward. The most notable proof step is line 3, where the specification's resource-splitting axiom is used to divide up access to the fut predicate. Half is used to discharge the req predicate \mathbf{r} , allowing logically later threads to read, while half is used to allow the current thread to read. In this way, many threads can simultaneously have fractional access to the resource.

3. Verifying a Simple Implementation

So far, we have given an abstract specification for deterministic parallelism. The specification was independent of the implementation

```
grant(i) {
                          wait(i) {
 if(i.prev!=nil)
                           while(i.bit!=1)
   wait(i.prev);
                              skip;
                          3
  (i.bit:=1);
}
split(i) {
                          newchan() {
 n:=alloc(bit);
                           i:=alloc(bit);
 n.prev:=i.prev;
                           i.prev:=nil;
 n.bit:=0;
                           i.bit:=0;
 i.prev:=n;
                           return i;
 return (i,n);
                          }
3
```

Figure 7. Implementation of signalling library.

of the barrier. In this section, we show how such a specification can be justified by giving a simple implementation of the wait and grant barriers, and verifying our abstract specification against this concrete implementation.

The implementation is given in Fig. 7. This implementation supports resource transfer using a sequence of nodes, each of which has a bit field and a prev field. Each fut / req pair is associated with a single node, and the order of the sequence represents the logical ordering. The implementation requires that bits are set in sequential order. In $\S5$ we consider a more sophisticated implementation that allows out-of-order signalling, and show that it also implements our abstract specification.

The wait barrier simply waits for the immediately preceding bit to be set. As bits are set in order, with logically earlier threads setting their bits before logically later ones, this suffices to show that all the earlier bits in the order have been set.

Recall from the previous section that our specification permits threads to renounce the ability to access a resource, meaning that grant can be called before wait within the same thread. To ensure that bits are set in sequential order, grant must wait for the previous bit to be set before setting its own bit. The implementation uses the prev field of the bit to call wait, and then sets its bit when it exits. Bits are set atomically by grant, denoted by $\langle - \rangle$.

The constructor functions newchan and split are implemented by allocating a new bit; split inserts a bit into the order by redirecting the prev pointer of the existing bit to point to the newly allocated bit. This allows computations to dynamically instantiate sub-computations that have internal deterministic parallelism.

3.1 Proof Approach

To prove the correctness of our module's functions, we use concurrent abstract predicates [6]. We extend this work with higher-order quantification, allowing us to prove specifications that abstract over the particular resource held by the predicate.

Concurrent abstract predicates extend standard separation logic with two new kinds of construct allowing explicit reasoning about sharing and interference. The first are *named shared regions*, denoted by boxed assertions of the form

	P	r
ļ		Ι

This asserts that the region r contains a resource satisfying P, and nothing else. This region is shared between the current thread and an arbitrary number of other threads. The permitted state changes over the region are controlled by the *interference environment*, I.

The second are *capabilities*, resources controlling the updates that a thread can perform. In order to mutate the contents of a shared region, a thread requires a capability in its local state, denoted:

$$[\text{ACTION}]_{\pi}^{r}$$

This is a permission for the operation ACTION on the region r. The exact operation denoted by the name ACTION is determined by the interference environment for region r. Suppose that ACTION denoted the ability to rewrite the value in a shared address x from 0 to 1. Then we would have the following interference environment:

$$I(x) \triangleq (\text{ACTION: } x \mapsto 0 \quad \rightsquigarrow \quad x \mapsto 1)$$

A capability $[\text{ACTION}]_{\pi}^{\pi}$ controls both whether the operation is permitted to the local thread, and whether it can be performed by the environment. Following deny-guarantee [8], exactly what is allowed and denied is determined by the permission level, π . We write 1 if the thread can exclusively perform the action, gz if the thread and the environment can perform the action, and dz if neither the thread nor the environment can perform the action. The value $z \in (0..1)$ is used to track the amount of permission, allowing capabilities to be split and combined.

Updates performed by a thread must be permitted according to the capabilities held by the thread in local state. So-called *abstract updates*, those that do not modify the underlying heap-state, can be performed at any time by a thread. We write $P \Longrightarrow Q$ to denote that P can be abstractly updated to give Q.

As assertions describe shared states that can be updated by other threads, we need to be able to describe assertions that will remain true no matter what the environment does. We describe these assertions as *stable*. Capabilities specify exactly what behaviours the environment can perform, giving fine-grained control of stability. For example, the following assertion is stable, because I specifies that the only way region r can be mutated is by the ACTION operations, and the exclusive capability to perform this operation is held by the thread in local state:

$$\boxed{x \mapsto 0}_{I(x)}^r * [\text{ACTION}]_1^r$$

Our logic includes an assertion stable(P) that holds if P is stable.

An abstract specification for a module consists of abstract predicates, function specifications and axioms. To show that a concrete implementation of a module corresponds to a particular abstract specification, we must supply concrete definitions for the module's abstract predicates, and then show that the following three properties hold: (1) the module implementation satisfies the abstract specifications, given the concrete predicate definitions; (2) the predicate definitions are stable; and (3) the axioms hold, given the concrete predicate definitions.

For simplicity, we assume that resources are garbage collected, rather than being explicitly deallocated. This means that we can safely remove star-conjuncts from assertions, and we often use this to clean up the post-conditions for operations.

3.2 Verifying the Implementation

Next, we prove that the implementation satisfies the abstract specification. We give definitions to the fut and req predicates in Fig. 8. (In all our predicate definitions, we assume unbound variables are existentially quantified.)

The definition of req(i, i', P) captures three pieces of information: First, that there exists a shared bit at address *i*. Second, that *i'* is the immediate predecessor of *i*, and it can be read by the thread. Third, that the thread must supply the resource *P* before setting the bit at *i*.

In this definition, we use two auxiliary predicates: pa and box. The predecessor access predicate pa(i) asserts that *i* is either nil, or it is a shared bit that can be read. This ensures that the thread that holds req is able to access the preceding bit. The predicate $box(i, P, \pi)$ asserts that the thread can exchange the resource P for

$$\operatorname{req}(i, i', P) \triangleq \underbrace{\begin{matrix} i.\operatorname{bit} \mapsto 0 \end{matrix}_{I(i)}^{r} * \operatorname{box}(i, P, 1) \\ * i.\operatorname{prev} \mapsto i' * \operatorname{pa}(i') \end{matrix}$$

$$\operatorname{pa}(i) \triangleq i = \operatorname{nil} \vee \underbrace{\begin{matrix} i.\operatorname{bit} \mapsto - \end{matrix}_{I(i)}^{r} \\ \underbrace{\begin{matrix} [\operatorname{PUT}]_{1}^{r'} * \\ \hline i.\operatorname{bit} \mapsto 0 \end{matrix}_{I(i)}^{r} * \underbrace{[\operatorname{SET}]_{d\pi}^{r} \vee \\ \operatorname{box}(i, P, \pi) \triangleq \underbrace{\begin{matrix} [\operatorname{PUT}]_{1}^{r'} * \\ ext{box}(i, P_{1}, \pi_{1}) * \operatorname{box}(i, P_{2}, \pi_{2}) * \\ P \rightarrow (P_{1} * P_{2}) \wedge \pi_{1} + \pi_{2} = \pi \end{matrix}_{J(i, P, \pi, r)}^{r'}$$

$$\operatorname{fut}(i, P) \triangleq \underbrace{\begin{matrix} [\operatorname{SET}]_{d\pi}^{r} * \underbrace{i.\operatorname{bit} \mapsto 0}_{r} \end{matrix}_{I(i)}^{r'} \\ \vee P * \underbrace{i.\operatorname{bit} \mapsto - \underset{I(i)}{r}}^{r'} \\ V P * \underbrace{i.\operatorname{bit} \mapsto - \underset{I(i)}{r}}^{r'} \\ J(i, P, \pi, r) \end{matrix}$$

Figure 8. Collected predicate definitions.

the permission $d\pi$ on SET for the bit *i*. Hence, in order to acquire the full permission to set the shared bit, the thread must supply the resource *P* to the predicate box(i, P, 1). That is, the following abstract update holds:

$$\underbrace{i.\text{bit}\mapsto 0}_{I(i)}^{r} * \mathsf{box}(i,P,\pi) * P \implies \underbrace{i.\text{bit}\mapsto 0}_{I(i)}^{r} * [\mathsf{SET}]_{\mathsf{d}\pi}^{r}$$

Below, we prove that the abstract implication holds. For the moment, we just note that boxes are used to control the splitting of resources according to the splitting axiom. Note that, the definition of box is recursive, as it mentions the box predicate inside the shared region, and in the interference on the shared region. The fixed point exists by first finding a solution ignoring the interference environment, and then restricting the interference environment by the resulting solution.

Finally, we give a definition to fut(i, P). This assertion must capture one essential piece of information: that either the shared bit at *i* is zero, or the resource *P* is available for collection.

In these definitions, names surrounded with square brackets are capabilities. The semantics of such capabilities are defined by the interference environments. We define two environments. The first, I(i) defines the interference over the shared bit *i*. This environment includes only a single operation, the ability to set the shared bit:

$$I(i) \triangleq (\text{SET: } i.\text{bit} \mapsto 0 \quad \rightsquigarrow \quad i.\text{bit} \mapsto 1)$$

The interference environment $J(i, P, \pi, r)$ defines the interference over the resource-holding regions.

- / . -

$$\begin{cases} J(i, P, \pi, r) & \triangleq \\ \\ PUT: \begin{cases} [\operatorname{SET}]^{r}_{\mathbf{d}\pi} & \rightsquigarrow & P \\ \left(\operatorname{box}(i, P_{1}, \pi_{1}) * \operatorname{box}(i, P_{2}, \pi_{2}) * \\ P \twoheadrightarrow (P_{1} * P_{2}) \wedge \pi_{1} + \pi_{2} = \pi \end{array} \right) & \rightsquigarrow & \operatorname{emp}, \\ \\ GET: \begin{cases} P & \rightsquigarrow & \operatorname{emp} \\ \\ [\operatorname{SET}]^{r}_{\mathbf{d}\pi} & \rightsquigarrow \end{array} \begin{pmatrix} \operatorname{box}(i, P_{1}, \pi_{1}) * \operatorname{box}(i, P_{2}, \pi_{2}) * \\ P \twoheadrightarrow (P_{1} * P_{2}) \wedge \pi_{1} + \pi_{2} = \pi \end{array} \end{pmatrix})$$

Intuitively the first case for PUT allows the thread to push the resource P into the shared state, and retrieve a fractional permission to SET the shared bit. The first case for GET allows the thread to re-

trieve the resource P. The second cases are used in resource splitting; see below for details.

The first obligation for showing that our module implements the abstract specification is to use our program logic to prove the module functions' specifications. Proofs for grant, wait and split are given in Fig. 9. The proof of newchan is almost identical to the proof of split, and hence omitted.

The proof of grant operates by first appealing to the specification of wait to recover the full resource from a possible fut predicate. We also use the specification $\{pa(i)\}$ wait(i){emp}, which can be proved trivially. It then exchanges the resource and the box predicate for permission to set the shared bit. Finally it sets the shared bit and forgets all the remaining resource.

The proof of wait spins until the bit field is 1, which excludes the case where the resource is not present. As the resource can only be removed by the wait thread, this assertion is stable under interference. The thread uses the GET to recover the resource, and garbage-collects all the other resources.

The proof of split (and newchan) allocates a new piece of memory, sets the pred and bit fields to appropriate values, then creates the fut and req predicates by wrapping the new memory in a shared region.

The second obligation we must discharge is to show that the predicates are stable. To do this, we check each of the predicate definitions to make sure that each shared region assertion is invariant under permitted interference.

3.3 Resource Splitting Using Boxes

Our specification requires that we can split fut predicates according to the axiom given in Fig. 2.

We use the box predicate to support this splitting in our concrete implementation. Intuitively, each box initially shares its shared region with a fut predicate. Then, if that fut predicate is split, the box instead contains a pair of boxes representing the shared state for the two new fut predicates.

The definition of a predicate box (i, P, π) , Fig. 8, either allows the thread to access the SET permission, or contains two boxes with resources P_1 and P_2 such that $P \rightarrow P_1 * P_2$. In the proofs of the module's operations, we relied on the assumption that a predicate box(i, P, 1) and resource P can be exchanged for a permission to set the shared bit *i*.bit. We now justify this assumption with a proof.

Our definition of box is the least fixed point of the recursive definition. We reason inductively, hence it suffices to prove that the entailment holds when box is defined as false, and under the assumption that the disjunction holds. The base case of the induction holds trivially as $box(i, P, \pi)$ is false. In the first inductive case, we assume that the left disjunct in the shared region holds. The proof is given in Fig 10 (a). In the second case, we assume that the property holds for $box(i, P_1, \pi_1)$ and $box(i, P_2, \pi_2)$. The proof is given in Fig. 10 (b).

The proof given in Fig. 10 (c) shows that the future-splitting axiom holds for the concrete predicate definitions. We only show the left case for the disjunction; the right case is easy. This proof uses the GET action while at the same time creating new regions for the two new futures. This completes the proof that our simple implementation corresponds to our high-level specification.

4. Logic and Semantics

In this section, we present the syntax and semantics of our logic. It extends the previous work on concurrent abstract predicates [6] with higher-order parameters and quantification following the work of Biering *et al.* on higher-order separation logic [3].

Our assertion logic is a typed higher-order separation logic extended with predicates that denote the ability to change the state and a connective for expressing sharing. The syntax of the assertion

$$\begin{split} \underbrace{i.\operatorname{bit}} & \mapsto 0 \\ i.\operatorname{bit} & \mapsto 0 \\$$

Figure 10. Proofs of abstract updates

language is as follows:

$$\begin{aligned} \tau &::= \operatorname{Int} |\operatorname{Frac}| \operatorname{Region} |\operatorname{Asn}| \tau \to \tau \\ P, Q, L, M, \Delta &::= \operatorname{false} |P \Rightarrow Q | \exists x : \tau. P | L M | \lambda x : \tau. M \\ &| E | \operatorname{emp} |P * Q | P \twoheadrightarrow Q \\ &| L \mapsto M | \operatorname{stable}(P) | [\gamma(\vec{M})]_{\pi}^{r} | \boxed{\mathbf{P}}_{I}^{r} \\ I &::= \gamma(\vec{x}) : \exists \vec{y} : \vec{\tau}(P \rightsquigarrow Q) | I, I \\ \pi &::= \mathbf{1} | \mathbf{d}L | \mathbf{g}L \end{aligned}$$

where r ranges over region names, γ over token names, and v over values. We lift expressions E from the programming language to the logic. Note that we use P, Q, Δ when the term is of type Asn. Terms are typed in the obvious way, and we will implicitly assume all definitions are well-typed.

Our propositions have three important aspects they describe: (1) the contents of the state, (2) the capability to change state, and (3) a partitioning of these contents and capabilities between local and shared regions.

For completeness, the full semantics of terms is given in Fig. 11. Below we will only describe the salient features of the semantics. A more thorough explanation can be found in [6].

Model We model propositions with Worlds that have three components: a local component, LWorld, that specifies the current local state and local capabilities; a shared component, SWorld, that specifies the current shared state and shared capabilities; and an interference environment, IEnv, that specifies the possible interference (or protocol) on the shared component of the world. The shared component is split into many named regions, each of which is modelled by an LWorld.

A local world, LWorld, is modelled by a partial heap, Heap, specifying the locally accessible state, and a capability mapping, Capab, mapping from actions in Action to permission to perform that action in DG. Each action is mapped to either a full permission 1, an exclusive permission to perform that action, that hence prohibits the environment from performing the action; a guarantee permission \mathbf{g}_z , a non-exclusive permission to perform that action that also prevents the environment performing it; and an empty permission 0 that does not allow the action but does not prohibit the environment from performing it. Following Boyland [5], the *z* compo-

nents of deny and guarantee are used to track how much permission is required to re-establish exclusive permission.

Members of Action comprise a Region, a Token and a sequence of Val arguments. An action's semantic meaning as interference over a shared region is defined by an interference environment, in the set IEnv. The definition of an interference environment as a relation over SWorld enforces the restriction that the interpretation of an action does not allow you to change the interference interpretation of any actions.

Model operations As we are building a separation logic we require a composition operator on worlds that will be used to interpret the separating conjunction and separating implication. We use the standard operation from separation logic for combining heaps, $h \oplus h'$, by disjoint partial function combination.

We use the deny-guarantee composition model [8] for DG. This has 0 as the unit of \oplus . It combines two guarantee (or deny) permissions by combining their fractional components to produce a guarantee (or deny) permission with the sum of the fractions. If the fractions sum to 1 then it lifts to 1. If the fractions sum to more than 1, then combination is undefined. This is then lifted to the function space in the obvious way.

We define the composition of LWorld as the combination on both components; and on World as the combination on the LWorld component, where the SWorld and IEnv components are equal.

We define other useful operations on the model that aid in the definition of the semantics: $\lfloor s \rfloor$ collapses all the shared regions into a single one; l_H gives the heap component of l; l_P gives the permission component of l; and $\lfloor w \rfloor$ collapses a world into a single heap.

Finally, we define the set of well-formed worlds, WFW. A world is well-formed iff all the regions and the local component can be combined, each capability is defined in the interference environment, and the capabilities only mention valid regions.

Types The types are semantically interpreted as in Figure 11. We use i for interpretations of the free variables in a term: it is a dependent product from a variable to the denotation of the type of that variable. We interpret propositions on the powerset of worlds.

Terms The interpretation of false, \Rightarrow , \exists , *, -*, variables, function application, and function abstraction λ are standard.

The predicate emp specifies that the local component of the heap is empty and makes no restriction on the shared part, the

$$\begin{cases} \operatorname{req}(\mathbf{i}, i', P) * (P \lor (\operatorname{fut}(i', P') * P' \twoheadrightarrow P)) \\ \operatorname{grant}(\mathbf{i}) \\ \{ \\ \operatorname{if}(\mathbf{i}.\operatorname{prev}!=\operatorname{nil}) \\ \{ \\ \left\{ \operatorname{req}(\mathbf{i}, i', P) * (P \lor (\operatorname{fut}(i', P') * P' \twoheadrightarrow P)) \right\} \\ \operatorname{wait}(\mathbf{i}.\operatorname{prev}); // \operatorname{wait}() \operatorname{spec}, \operatorname{or} \operatorname{by} \operatorname{pa.} \\ \left\{ \operatorname{req}(\mathbf{i}, i', P) * P \\ \} \\ // \operatorname{Unfold} \operatorname{definition.} \\ \left\{ \underbrace{\left[\operatorname{i.bit} \mapsto 0 \right]}_{I(\mathbf{i})}^{r} * \operatorname{i.prev} \mapsto i' * \operatorname{pa}(i') * \operatorname{box}(\mathbf{i}, P, 1) * P \\ \right\} \\ // \operatorname{Push} \operatorname{resource} \operatorname{into} \operatorname{the} \operatorname{box.} \\ \left\{ \underbrace{\left[\operatorname{i.bit} \mapsto 0 \right]}_{I(\mathbf{i})}^{r} * \operatorname{i.prev} \mapsto i' * \operatorname{pa}(i') * [\operatorname{SET}]_{1}^{r} \\ \left\langle \operatorname{i.bit} := 1 \right\rangle; // \operatorname{Action} \operatorname{SET.} \\ \left\{ \underbrace{\left[\operatorname{i.bit} \mapsto 1 \right]}_{I(\mathbf{i})}^{r} * \operatorname{i.prev} \mapsto i' * \operatorname{pa}(i') * [\operatorname{SET}]_{1}^{r} \\ \right\} \\ // \operatorname{Garbage} \operatorname{collect.} \\ \\ \begin{cases} \operatorname{emp} \end{cases} \end{cases}$$

$$\{\mathsf{fut}(\mathtt{i}, P)\}$$

 $\begin{array}{l} \text{wait(i)} \\ & \left\{ \begin{array}{l} \text{stable}(P) * [\text{GET}]_{1}^{r'} * \\ \hline [\text{SET}]_{d\pi}^{r} * \boxed{\text{i.bit}} \mapsto 0 \\ I(i) \end{array} \right\}_{I(i)}^{r} \lor P * \boxed{\text{i.bit}} \mapsto - \frac{r}{I(i)} \\ & J(i,P,\pi,r) \end{array} \\ & \text{while(i.bit!=1)} \{ \text{ skip;} \} \\ & \left\{ \begin{array}{l} \text{stable}(P) * [\text{GET}]_{1}^{r'} * \boxed{P * \boxed{\text{i.bit}} \mapsto 1 \\ I(i) \end{array} \right\}_{J(i,P,\pi,r)}^{r'} \\ & // \text{ Abstract action GET.} \\ & \left\{ P * \text{stable}(P) * [\text{GET}]_{1}^{r'} * \boxed{\boxed{\text{i.bit}} \mapsto 1 \\ I(i) \end{array} \right\}_{J(i,P,\pi,r)}^{r'} \\ & \left\} \text{ // Garbage collect.} \\ & \left\{ P \right\} \end{array}$

Figure 9. Proofs for grant, wait and split.

 $\left[\exists i_1, i_2. \operatorname{ret} = (i_1, i_2) \land \operatorname{req}(i_1, i_2, P) \right] \\ * \operatorname{fut}(i_2, Q) * \operatorname{req}(i_2, i', Q)$

interference environment, or the capability. The points-to predicate $L \mapsto M$ specifies that the location L contains the value M in the local world, and that the heap contains nothing else.

The capability $[\gamma(M)]_{\pi}^{r}$ that says the local world contains the π permission on region r for action γ with parameters \vec{M} . The assertion stable(P) says that P will remain true given the permitted interference on the shared world. That is, if we start in a world satisfying P and take a step in R, then we must still satisfy P. The shared assertion \boxed{P}_{I}^{r} says that the shared region r satisfies the assertion P and that region's interference is specified by I.

Interference We define several relations giving the possible updates to the shared world as a result of the thread and the environment. Following Jones [16], we call the interference permitted to the environment the *rely* and the interference permitted to the local thread the *guarantee*.

We define the semantics of the interference specification as a relation of SWorlds. For a particular update $P \rightsquigarrow Q$, we specify that a part of the pre-state must satisfy P, and replacing that part with a part satisfying Q gives the post-state. We also allow the action to increase the number of regions in an unspecified way. This will allow actions both to repartition and to create new shared regions simultaneously.

We allow the dynamic creation of regions. The relations R_c and G_c model this creation. The first, R_c , specifies the world-change if the environment creates a region. The environment can only create a region if it does not already exist. It adds a new shared region, and the relevant definition to the interference environment. The second, G_c , specifies the world-change if the current thread created a region. This differs from the rely as all of the permissions on actions for the new region are given to the current thread.

The global rely relation, R, allows any action in the inference environment that is not explicitly prohibited with a deny permission or a full permission, as well as the creation of regions. We restrict R to well-formed worlds.

The global guarantee, G, allows any action for which there is either a full permission or a guarantee permission. The guarantee requires that the permissions and heap domain must be the same before and after the action, upto repartioning between regions. This ensures that permissions and heap cannot be created out of thin air. We also allow region creation, and restrict G to well-formed worlds.

Program logic We give the proof rules for our program logic in Figure 12. The judgements are of the form $\Delta; \Gamma \vdash \{P\} \ C \ \{Q\}$ where Δ is an assumption about the logical context, and Γ is an assumption about the procedures in the context of the form

$$\{P_1\}f_1\{Q_1\},\ldots,\{P_n\}f_n\{Q_n\}.$$

We use Δ to encode the assumptions about the abstract predicates and their axioms

We assume a standard semantics of programs [6] where $(C, h) \xrightarrow{\eta} (C', h')$ denotes a successful reduction in the procedure context η (a mapping from procedure names to commands); and $(C, h) \xrightarrow{\eta} fault$ denotes a memory access problem. We then define the semantics of judgments as follows:

DEFINITION 1 (Configuration safety). $C, w, \eta, i, Q \text{ safe}_0$ always holds; and

 C, w, η, i, Q safe_{n+1} iff the following four conditions hold:

- 1. $\forall w'. if(w, w') \in \mathsf{R}^* then C, w', \eta, i, Q safe_n;$
- 2. $\neg((C, [w]) \xrightarrow{\eta} fault);$
- 3. $\forall C', h'. if (C, [\llbracket w \rrbracket) \xrightarrow{\eta} (C', h'), then \exists w' such that <math>(w, w') \in \mathbf{G}^*, h' = [\llbracket w' \rrbracket and C', w', \eta, i, Q safe_n; and$
- 4. if C =**skip**, then $\exists w'$ such that $||w|| = ||w'||_H$, $(w, w') \in \mathsf{G}^*$, and $w' \in [\![Q]\!]_i$.

Model

 $\begin{array}{ll} \pi \in \mathsf{DG} \ \triangleq \ \{1,0\} \uplus \{tz \mid z \in (0,1) \land t \in \{\mathbf{d},\mathbf{g}\}\} & a \in \mathsf{Action} \ \triangleq \ \mathsf{Region} \times \mathsf{Token} \times \mathsf{Val}^* & \rho \in \mathsf{Capab} \ \triangleq \ \mathsf{Action} \to \mathsf{DG} \\ h \in \mathsf{Heap} \ \triangleq \ \mathsf{Address} \to \mathsf{Val} \uplus \{\bot\} & l \in \mathsf{LWorld} \ \triangleq \ \mathsf{Heap} \times \mathsf{Capab} & s \in \mathsf{SWorld} \ \triangleq \ \mathsf{Region} \to \mathsf{LWorld} \\ \mathcal{I} \in \mathsf{IEnv} \ \triangleq \ \mathsf{Action} \to \mathcal{P}(\mathsf{SWorld} \times \mathsf{SWorld}) & w \in \mathsf{World} \ \triangleq \ \mathsf{LWorld} \times \mathsf{SWorld} \times \mathsf{IEnv} \\ \end{array}$

Model operations

 $\begin{array}{ll} \bot \oplus v \triangleq v \oplus \bot \triangleq v & (t,z) \oplus (t,z') \triangleq 1 \text{ if } z + z' = 1 \\ \pi \oplus \mathbf{0} \triangleq \mathbf{0} \oplus \pi \triangleq \pi & (t,z) \oplus (t,z') \triangleq (t,z+z') \text{ if } z + z' < 1 \\ (h_1,\rho_1) \oplus (h_2,\rho_2) \triangleq (h_1 \oplus h_2,\rho_1 \oplus \rho_2) \text{ if } h_1 \oplus h_2 \text{ and } \rho_1 \oplus \rho_2 \text{ are defined} \\ (h_1,s_1,\mathcal{I}_1) \oplus (l_2,s_2,\mathcal{I}_2) \triangleq (l_1 \oplus l_2,s_1,\mathcal{I}_1) \text{ if } l_1 \oplus l_1 \text{ defined} \land s_1 = s_2 \land \mathcal{I}_1 = \mathcal{I}_2 \\ WFW \triangleq \{(l,s,\mathcal{I}) \mid (l \oplus \lfloor s \rfloor) \text{ defined} \land \text{dom}((l \oplus \lfloor s \rfloor)_P) \subseteq \text{dom}(\mathcal{I}) \land (\forall r. r \in \text{dom}(s) \Leftrightarrow \exists \gamma, \vec{v}. (r, \gamma, \vec{v}) \in \text{dom}(\mathcal{I})) \} \end{array}$

Types

$$\llbracket [\mathsf{Int}] \triangleq \mathbb{Z} \qquad \llbracket \mathsf{Region} \rrbracket \triangleq \mathsf{Region} \qquad \llbracket \tau_1 \to \tau_2 \rrbracket \triangleq \llbracket \tau_1 \rrbracket \to \llbracket \tau_2 \rrbracket \qquad \llbracket \mathsf{Asn} \rrbracket \triangleq \mathcal{P}(\mathsf{World})$$

 $\llbracket \mathsf{false} \rrbracket_i \triangleq \emptyset$

 $[\![x]\!]_i \triangleq i(x)$

Terms

$$\begin{split} \|P \Rightarrow Q\|_{i} &\triangleq \{w \mid w \notin [\![P]\!]_{i} \lor w \in [\![Q]\!]_{i}\} \\ & [\![L M]\!]_{i} \triangleq [\![L]\!]_{i}([\![M]\!]_{i}) \\ & [\![P * Q]\!]_{i} \triangleq \{w \oplus w' \mid w \in [\![P]\!]_{i} \land w' \in [\![Q]\!]_{i}\} \\ & [\![\exists x : \tau. P]\!]_{i} \triangleq \bigcup_{v \in [\![\tau]\!]} \cdot [\![P]\!]_{i[x \mapsto v]} \\ & [\![\lambda x : \tau. M]\!]_{i} \triangleq \lambda v. [\![M]\!]_{i[x \mapsto v]} \\ & [\![P * Q]\!]_{i} \triangleq \{w \mid \forall w' \in [\![P]\!]_{i}. w \oplus w' \in [\![Q]\!]_{i}\} \\ & [\![emp]\!]_{i} \triangleq \{((\emptyset, \rho), s, \mathcal{I})\} \\ & [\![L \mapsto M]\!]_{i} \triangleq \{(([[\![L]\!]_{i} \mapsto [\![M]\!]_{i}], \rho), s, \mathcal{I})\} \\ & [\![p'(\vec{M})]\!]_{\pi}^{T}\!]_{i} \triangleq \{((\emptyset, \rho), s, \mathcal{I}) \mid \rho(r, \gamma, [\![\vec{M}]\!]_{i}) \ge \pi\} \\ & [\![stable(P)]\!]_{i} \triangleq \{w \mid \forall w_{1} \in [\![P]\!]_{i}. (w_{1}, w_{2}) \in \mathsf{R} \Rightarrow w_{2} \in [\![P]\!]_{i}\} \\ & [\![P]\!]_{I}^{T}\!]_{i} \triangleq \{((\emptyset, \rho), s, \mathcal{I}) \mid (s(r), s, \mathcal{I}) \in [\![P]\!]_{i} \land \mathcal{I}(r) = [\![I]\!]_{i,r}\} \end{split}$$

Interference

$$[\![\gamma(\vec{x}): \exists \vec{y}: \vec{\tau}(P \rightsquigarrow Q)]\!]_{i,r}(r, \gamma', \vec{v}) \triangleq \begin{cases} s_1, s_2 \\ d_1 = s_1 \\ d_2 = s_2 \\ d_3 = s_1 \\ d_4 = s_1 \\ d_5 = s_1 \\ d_7 = s_2 \\ d_7 \\$$

Ancillary definitions

$$\begin{split} P \Longrightarrow_{i}^{\{p\}\{q\}} Q &\triangleq \forall w \in \llbracket P \rrbracket_{i}. \exists h \in \llbracket p \rrbracket_{i}. \forall h_{2} \in \llbracket q \rrbracket_{i}. \exists h' w_{2}. h \oplus h' = \llbracket w \rrbracket \land h_{2} \oplus h' = \llbracket w_{2} \rrbracket \land (w, w_{2}) \in \mathsf{G} \land w_{2} \in \llbracket Q \rrbracket \\ \llbracket \Delta \rrbracket &\triangleq \{i \mid \llbracket \Delta \rrbracket_{i} = \llbracket \mathsf{Asn} \rrbracket \} & \Delta \models \Delta' \triangleq \llbracket \Delta \rrbracket \subseteq \llbracket \Delta' \rrbracket \\ \Delta \models P \Longrightarrow_{i}^{\{p\}\{q\}} Q &\triangleq \forall i \in \llbracket \Delta \rrbracket. P \Longrightarrow_{i}^{\{p\}\{q\}} Q & \Delta \models P \Longrightarrow Q \triangleq \forall i \in \llbracket \Delta \rrbracket. P \Longrightarrow_{i}^{\{emp\}\{emp\}} Q \end{split}$$

Figure 11. Semantics of assertions

$\frac{\vdash_{SL} \{p\} C \{q\}}{\Delta; \Gamma \vdash \{p\} C \{q\}} (PRIM) \frac{\Delta; \Gamma \vdash \{P_1\} C_1 \{Q_1\} \Delta; \Gamma \vdash \{P_2\} C_2 \{Q_2\}}{\Delta; \Gamma \vdash \{P_1 * P_2\} C_1 \parallel C_2 \{Q_1 * Q_2\}} (PRIM)$	PAR) $\frac{\alpha \notin \Gamma, P, Q \Delta; \Gamma \vdash \{P\}C\{Q\}}{(\exists \alpha. \Delta); \Gamma \vdash \{P\}C\{Q\}} $ (EXISTS)
$\frac{\{P\} f \{Q\} \in \Gamma}{\Delta; \Gamma \vdash \{P\} f \{Q\}} (CALL) \frac{\vdash_{SL} \{p\} C \{q\} \Delta \models P \Longrightarrow^{\{p\}\{q\}} Q}{\Delta; \Gamma \vdash \{P\} \langle C \rangle \{Q\}} (ATOMIC)$	$\frac{\Delta; \Gamma \vdash \{P\} C \{Q\} \Delta \models stable(R)}{\Delta; \Gamma \vdash \{P \ast R\} C \{Q \ast R\}} (FRAME)$
$ \frac{\Delta; \Gamma \vdash \{P_1\} C_1 \{Q_1\} \dots \Delta; \Gamma \vdash \{P_n\} C_n \{Q_n\}}{\Delta; \{P_1\} f_1 \{Q_1\}, \dots, \{P_n\} f_n \{Q_n\}, \Gamma \vdash \{P\} C \{Q\}} (\text{Let}) $	$\frac{\Delta'; \Gamma \vdash \{P'\} C \{Q'\} \Delta \models \Delta'}{\Delta \models P \Longrightarrow P' \Delta \models Q' \Longrightarrow Q} $ (Conseq) $\frac{\Delta; \Gamma \vdash \{P\} C \{Q\}}{\Delta; \Gamma \vdash \{P\} C \{Q\}}$

Figure 12. Selected proof rules from [6]. All rules assume that the pre- and post-conditions of their judgements are stable.

DEFINITION 2 (Judgement Semantics). $\Delta; \Gamma \models \{P\} C \{Q\}$ holds iff

 $\begin{array}{l} \forall n.\forall i \in \llbracket \Delta \rrbracket. \forall \eta \in \llbracket \Gamma \rrbracket_{n,i} . \models_{\eta,i,n+1} \{P\}C\{Q\} ,\\ where \ \llbracket \Gamma \rrbracket_{n,i} \triangleq \{\eta \mid \forall \{P\}f\{Q\} \in \Gamma. \models_{\eta,i,n} \{P\}\eta(f)\{Q\} \}\\ and \models_{\eta,i,n} \{P\}C\{Q\} \triangleq \forall w \in (\llbracket P \rrbracket_i \cap \mathsf{WFW}). C, w, \eta, i, Q \ safe_n. \end{array}$

Differences from the CAP paper [6]. The original paper treated the meaning of interference syntactically in the model, that is, the equivalent of IEnv was a map from action to syntactic definition of the actions. This was done to avoid a cyclic definition in World. In this paper, we have factored out the semantics of interference to be a separate component. We thus impose the restriction that the interference environment cannot update the interference environment. Note, this kind of update was not allowed before, but was not explicitly forbidden in the model, just in the interpretation. This small refactoring of the semantics allows higher-order quantification.

We extend the model from the original CAP paper to additionally contain deny permissions [8]. This is a straightforward extension to the original paper.

Finally, we take an intuitionistic model for the permissions. This enables permissions to leak. The library we are considering in this paper requires garbage collection to collect signals when they are no longer accessible.

5. Verifying a More Complex Implementation

The module implementation given in §3 imposes a strong sequential order on calls to grant. A wait only checks its immediate predecessor, so a call to grant must ensure its predecessor is set before setting its own bit. In this section, we consider an alternative implementation that allows out-of-order bit setting. We prove that this implementation also implements our abstract specification.

The new implementation uses the same data-structure as the simple implementation. Bits can be set by calls to grant in arbitrary order, but as a consequence, each call to wait must examine *all* prior bits before exiting. As this implementation uses the same data-structure as the first one, the split and newchan operations are identical. The grant and wait operations are defined as follows:

As with the first implementation, each address has a bit field and a prev field. Calling grant sets the bit field for the current address from 0 to 1, then exits immediately. When wait is called, it blocks until every bit field earlier in the order is set. To do this, it chases prev fields, waiting for each bit field to go to 1 before accessing the preceding location. In this way, wait ensures that all previous threads have called grant.

The predicate definitions (given in Fig. 13) are similar to those for the simple implementation. The main difference is in the definition of the fut predicate. When the shared bit is set, the resource that is available to the thread may include a preceding fut predicate. So, if the current thread expects resource P, it may instead get a resource satisfying $(P' \rightarrow P) * \operatorname{fut}(i', P')$, where i' is the immediately preceding location in the logical order.

The thread can then recover P' by checking the bit for i', which may include a fut predicate for the preceding location i''. Only when the thread has checked all the bits earlier in the order can it be confident it holds the full resource. In this way, our predicate definitions reflect the fact that the thread does not know exactly which threads have supplied a resource, and which have simply renounced access to it.

$$\begin{bmatrix} \operatorname{GET}_{I_{1}}^{r'} * \\ & \operatorname{fut}(i, P) \triangleq \begin{bmatrix} \left(\boxed{i.\operatorname{bit} \mapsto 0} \right)_{I(i)}^{r} * \forall^{*}i'. [\operatorname{SET}(i')]_{\mathbf{d}\pi}^{r} \right) \lor \\ & \left(\boxed{i.\operatorname{bit} \mapsto 0 \lor}_{I(i)} * \nabla^{*}i'. [\operatorname{SET}(i')]_{\mathbf{d}\pi}^{r} \right) \lor \\ & \left(\boxed{i.\operatorname{bit} \mapsto 1 * i.\operatorname{prev} \mapsto i' * \operatorname{pa}(i')}_{I(r)} \right)_{I(r)}^{r} \\ & * P \lor \exists P', i'. (\operatorname{fut}(i', P') * (P' \twoheadrightarrow P)) \right) \end{bmatrix}_{J(i, P, \pi, r)}^{r} \\ & \operatorname{req}(i, i', P) \triangleq \begin{bmatrix} i.\operatorname{bit} \mapsto 0 \\ T_{I(i)} * i.\operatorname{prev} \mapsto i' * \\ & \operatorname{pa}(i') * \operatorname{box}(i, P, 1) \\ \\ & \operatorname{pa}(i) \triangleq i = \operatorname{nil} \lor \begin{bmatrix} i.\operatorname{bit} \mapsto 0 \lor \\ i.\operatorname{bit} \mapsto 1 * i.\operatorname{prev} \mapsto i' * \operatorname{pa}(i') \\ T_{I(i)} * \operatorname{pa}(i') * \operatorname{pa}(i') \end{bmatrix}_{I(i)}^{r} \\ & \operatorname{box}(i, P, \pi) \triangleq \begin{bmatrix} i.\operatorname{bit} \mapsto 0 \\ T_{I(i)} * \forall^{*}i. [\operatorname{SET}(i)]_{\mathbf{d}\pi} \lor \\ T_{I(i)} * \operatorname{box}(i, P_{2}, \pi_{2}) * \\ T_{I(i)} * P \twoheadrightarrow (P_{1} * P_{2}) \land \pi_{1} + \pi_{2} = \pi \end{bmatrix}_{J(i, P, \pi, r)}^{r'}$$



$$\left\{ \begin{array}{l} \left\{ \mathsf{fut}(\mathbf{i}, P) \right\} \\ 2 & \mathsf{wait}(\mathbf{i}) \\ 3 & \mathsf{while} \ (\mathbf{i}!=\mathsf{nil}) \\ 4 & \left\{ \mathbf{i} \neq \mathsf{nil} \land (\mathsf{pa}(\mathbf{i}) \ast P \lor \exists P'. \mathsf{fut}(\mathbf{i}, P') \ast (P' \neg \ast P)) \right\} \\ 5 & \mathsf{while}(\mathbf{i}.\mathsf{bit=0}) \\ 6 & \left\{ \begin{array}{l} \left[\mathbf{i}.\mathsf{bit} \mapsto - \ast \mathbf{i}.\mathsf{prev} \mapsto i' \ast \mathsf{pa}(i') \right]^r \\ \left(P \lor \exists P'. \mathsf{fut}(i', P') \ast (P' \neg \ast P) \right) \\ 7 & \mathsf{i} := \mathsf{i}.\mathsf{prev}; \\ 8 & \right\} \\ 9 & \left\{ \mathbf{i} = \mathsf{nil} \land ((\mathsf{pa}(\mathbf{i}) \ast P) \lor (\exists P'. \mathsf{fut}(\mathbf{i}, P') \ast (P' \neg \ast P))) \right\} \\ 10 & \left\} // \mathsf{fut}(\mathsf{i}, _) \text{ is false if } i = \mathsf{nil}, \text{ so...} \\ 11 \\ \left\{ P \right\} \end{array}$$

Figure 14. Proof for wait.

The req predicate is defined similarly to the first proof, with a recursive box predicate controlling access to bit-setting.

The interference environment for the shared bit, I(i), is:

$$\mathsf{SET}(i')\colon \ i.\mathsf{bit}\mapsto 0 \quad \rightsquigarrow \quad i.\mathsf{bit}\mapsto 1*i.\mathsf{prev}\mapsto i'*\mathsf{pa}(i')$$

The environment $J(i, P, \pi, r)$ for resource-holding regions is:

PUT:
$$\begin{cases} [\operatorname{SET}(i')]_{d\pi}^{r} & \longrightarrow & P \lor (\operatorname{fut}(i', P') \ast P' \twoheadrightarrow P) \\ \left(\begin{array}{c} \operatorname{box}(i, P_{1}, \pi_{1}) \ast \operatorname{box}(i, P_{2}, \pi_{2}) \\ \ast & P \twoheadrightarrow (P_{1} \ast P_{2}) \land \pi_{1} + \pi_{2} = \pi \end{array} \right) & \longrightarrow & \operatorname{emp} \\ \\ \text{GET:} \begin{cases} P & \longrightarrow & \operatorname{emp} \\ (\forall^{*}i' \cdot [\operatorname{SET}(i')]_{d\pi}^{r}) & \longrightarrow & \left(\begin{array}{c} \operatorname{box}(i, P_{1}, \pi_{1}) \ast \operatorname{box}(i, P_{2}, \pi_{2}) \ast \right) \\ P \twoheadrightarrow (P_{1} \ast P_{2}) \land \pi_{1} + \pi_{2} = \pi \end{cases} \end{cases}$$

(Here the symbol \forall^* is the iterated version of *.)

A proof for wait is given in Fig. 14. The most interesting step is line 5, where the resource is recovered from the shared region. We justify this step by the following proof. The other case, where a pa rather than fut is present, is trivial.

$$\begin{cases} \mathsf{fut}(\mathbf{i}, P') * (P' \twoheadrightarrow P) \\ // Unfold \ definitions. \\ (P' \twoheadrightarrow P) * [\mathsf{GET}]_1^{r'} * \\ \hline \mathbf{i}.bit \mapsto \mathbf{0} \stackrel{r}{}_{I(\mathbf{i})} * \forall^*i'. [\mathsf{SET}(i')]_{d\pi}^r \lor \\ \hline \mathbf{i}.bit \mapsto -* \mathbf{i}.prev \mapsto i' * \mathsf{pa}(i') \stackrel{r}{}_{I(\mathbf{i})} \\ * (P' \lor \exists P''. \mathsf{fut}(i', P'') * (P'' \twoheadrightarrow P')) \\ \mathsf{while}(\mathbf{i}.bit = \mathbf{0}) \; \{ \; \mathsf{skip}; \; \} \\ \begin{cases} (P' \twoheadrightarrow P) * [\mathsf{GET}]_1^{r'} * \\ \hline \mathbf{i}.bit \mapsto -* \; \mathbf{i}.prev \mapsto i' * \mathsf{pa}(i') \stackrel{r}{}_{I(\mathbf{i})} \\ * (P' \lor \exists P''. \mathsf{fut}(i', P'') * (P'' \twoheadrightarrow P')) \\ \mathsf{while}(\mathbf{i}.bit \mapsto -* \; \mathbf{i}.prev \mapsto i' * \mathsf{pa}(i') \stackrel{r}{}_{I(\mathbf{i})} \\ * (P' \lor \exists P''. \mathsf{fut}(i', P'') * (P'' \twoheadrightarrow P')) \\ // \; Pull \; into \; local \; state \; and \; GC \; \mathsf{GET}. \\ \\ \hline \mathsf{i}.bit \mapsto -* \; \mathbf{i}.prev \mapsto i' * \mathsf{pa}(i') \stackrel{r}{}_{I(\mathbf{i})} \\ (P' \lor \exists P''. \mathsf{fut}(i', P'') * (P'' \twoheadrightarrow P')) * (P' \twoheadrightarrow P) \\ // \; Transitivity \; of \; \neg *. \\ \\ \hline \mathsf{i}.bit \mapsto -* \; \mathbf{i}.prev \mapsto i' * \mathsf{pa}(i') \stackrel{r}{}_{I(\mathbf{i})} \\ (P \lor \exists P''. \mathsf{fut}(i', P'') * (P'' \twoheadrightarrow P)) \\ \end{cases}$$

The proof for grant, newchan and split are similar to the proofs for the single-bit case. Once again, the proof of grant depends on the fact that fut can be split according to the resource held by it.

6. Related Work and Conclusions

Most work on combining separation logic with concurrency constructs has considered them as primitive in the logic. This begins with O'Hearn's work on concurrent separation logic [20], which takes statically allocated locks as a primitive. CSL has been extended to deal with dynamically-allocated locks [11, 14, 15] and re-entrant locks [12]. Others have extended separation logic or similar logics with primitive channels [13, 1, 24, 18], and event driven programs [17].

Concurrent abstract predicates [6] combine the explicit treatment of concurrent interference from rely-guarantee [16, 10, 23] and abstraction through abstract predicates [21], with a concurrent fiction of disjointness [7] supported by capabilities [8]. In this paper we have combined concurrent abstract predicates with higher-order separation logic [3]. We used our higher-order logic to define and verify a specification for barriers that enforce complex data and control dependencies in concurrent programs.

Although we have focussed in this paper on barrier constructs used for deterministic parallelism [25, 2, 4, 19], our logic is intended as a general approach to specifying concurrency constructs. Our syntactic approach has the advantage that concurrency constructs of different kinds combine transparently. For example, lock predicates defined in [6] can be transferred through our channel predicates without changing the semantics or proofs of correctness for either module. In addition, we can verify that concrete implementations of constructs satisfy their specification.

Acknowledgements Thanks to the anonymous referees, Richard Bornat, Matko Botinčan, Thomas Dinsdale-Young, Philippa Gardner, Neel Krishnaswami, Daiva Naudžiūnienė, Viktor Vafeiadis and John Wickerson.

References

- C. J. Bell, A. Appel, and D. Walker. Concurrent separation logic for pipelined parallelization. In SAS, 2009.
- [2] E. D. Berger, T. Yang, T. Liu, and G. Novark. Grace: Safe multithreaded programming for C/C++. In OOPSLA, 2010.
- [3] B. Biering, L. Birkedal, and N. Torp-Smith. BI-hyperdoctrines, higher-order separation logic, and abstraction. *TOPLAS*, 29(5), 2007.
- [4] R. L. Bocchino, Jr., V. S. Adve, D. Dig, S. V. Adve, S. Heumann, R. Komuravelli, J. Overbey, P. Simmons, H. Sung, and M. Vakilian. A type and effect system for deterministic parallel Java. In *OOPSLA* '09, pages 97–116. ACM, 2009.
- [5] J. Boyland. Checking interference with fractional permissions. In SAS, 2003.
- [6] T. Dinsdale-Young, M. Dodds, P. Gardner, M. J. Parkinson, and V. Vafeiadis. Concurrent abstract predicates. In ECOOP, 2010.
- [7] T. Dinsdale-Young, P. Gardner, and M. Wheelhouse. Abstraction and refinement for local reasoning. In VSTTE, 2010.
- [8] M. Dodds, X. Feng, M. J. Parkinson, and V. Vafeiadis. Denyguarantee reasoning. In ESOP, 2009.
- [9] M. Dodds, S. Jagannathan, and M. J. Parkinson. Modular reasoning for deterministic parallelism. Computer laboratory technical report, University of Cambridge, 2010.
- [10] X. Feng, R. Ferreira, and Z. Shao. On the relationship between concurrent separation logic and assume-guarantee reasoning. In *ESOP*, 2007.
- [11] A. Gotsman, J. Berdine, B. Cook, N. Rinetzky, and M. Sagiv. Local reasoning for storable locks and threads. In APLAS, 2007.
- [12] C. Haack, M. Huisman, and C. Hurlin. Reasoning about Java's Reentrant Locks. In APLAS, pages 171–187, 2008.
- [13] C. A. R. Hoare and P. W. O'Hearn. Separation logic semantics for communicating processes. *ENTCS*, 212:3–25, 2008.
- [14] A. Hobor, A. W. Appel, and F. Zappa Nardelli. Oracle semantics for concurrent separation logic. In ESOP, 2008.
- [15] B. Jacobs and F. Piessens. Modular full functional specification and verification of lock-free data structures. Technical Report CW 551, Katholieke Universiteit Leuven, Dept. of Computer Science, 2009.
- [16] C. B. Jones. Tentative steps toward a development method for interfering programs. *TOPLAS*, 5(4):596–619, 1983.
- [17] N. R. Krishnaswami, L. Birkedal, and J. Aldrich. Verifying eventdriven programs using ramified frame properties. In *TLDI*, 2010.
- [18] K. R. M. Leino, P. Müller, and J. Smans. Deadlock-free channels and locks. In ESOP, 2010.
- [19] A. Navabi, X. Zhang, and S. Jagannathan. Quasi-static Scheduling for Safe Futures. In *PPoPP*, pages 23–32. ACM, 2008.
- [20] P. W. O'Hearn. Resources, concurrency and local reasoning. TCS, 2007.
- [21] M. J. Parkinson and G. M. Bierman. Separation logic and abstraction. In POPL, pages 247–258, 2005.
- [22] M. C. Rinard and M. S. Lam. Semantic Foundations of Jade. In POPL, pages 105–118. ACM, 1992.
- [23] V. Vafeiadis. Modular Fine-Grained Concurrency Verification. PhD thesis, University of Cambridge, July 2007.
- [24] J. Villard, É. Lozes, and C. Calcagno. Tracking heaps that hop with heap-hop. In *TACAS*, pages 275–279, 2010.
- [25] A. Welc, S. Jagannathan, and A. Hosking. Safe Futures for Java. In OOPSLA, pages 439–435, 2005.