Principles of Concurrency and Parallelism

Lecture 8: Locks 2/28/12

slides adapted from The Art of Multiprocessor Programming, Herlihy and Shavit

New Focus: Performance

Models

- More complicated (not the same as complex!)
- Still focus on principles (not soon obsolete)


Protocols

- Elegant (in their fashion)
- Important (why else would we pay attention)
- And realistic (your mileage may vary)


Kinds of Architectures

- SISD (Uniprocessor)
 - Single instruction stream
 - Single data stream
- SIMD (Vector)
 - Single instruction
 - Multiple data
- MIMD (Multiprocessors)
 - Multiple instruction
 - Multiple data.

MIMD Architectures



Shared Bus



- Memory Contention
- Communication Contention
- Communication Latency

Revisit Mutual Exclusion


- Think of performance, not just correctness and progress
- Begin to understand how performance depends on our software properly utilizing the multiprocessor machine's hardware
- And get to know a collection of locking algorithms...

(1)

Lock Contention

- Keep trying
 - "spin" or "busy-wait"
 - Good if delays are short
- Give up the processor
 - Good if delays are long
 - Always good on uniprocessor

Basic Spin-Lock




Basic Spin-Lock

...lock introduces no parallelism sequential bottleneck ...and introduces contention Resets lock spin critical upon exit lock section

Basic Spin-Lock

...lock introduces sequential bottleneck

no parallelism



Test-and-Set

- Boolean value
- Test-and-set (TAS)
 - Swap **true** with current value
 - Return value tells if prior value was true or false
- Can reset just by writing false
- TAS aka "getAndSet"

Test-and-Set

```
public class AtomicBoolean {
  boolean value;

public synchronized boolean
  getAndSet(boolean newValue) {
    boolean prior = value;
    value = newValue;
    return prior;
  }
}
```

CS390C: Principles of Concurrency and Parallelism

Test-and-Set

AtomicBoolean lock = new AtomicBoolean(false)

boolean prior = lock.getAndSet(true)

Swapping in true is called "test-and-set" or TAS

(5)

Test-and-Set Locks

- Locking
 - Lock is free: value is false
 - Lock is taken: value is true
- Acquire lock by calling TAS
 - If result is false, you win
 - If result is true, you lose
- Release lock by writing false

Test-and-set Lock

```
class TASlock {
 AtomicBoolean state =
  new AtomicBoolean(false);
 void lock() {
 while (state.getAndSet(true)) {}
 void unlock() {
  state.set(false);
 } }
```


Space Complexity

- TAS spin-lock has small "footprint"
- N thread spin-lock uses O(I) space
- As opposed to O(n) Peterson/Bakery
- How did we overcome the $\Omega(n)$ lower bound?
- We used a RMW operation...

Performance


- Experiment
 - n threads
 - Increment shared counter I million times
- How long should it take?
- How long does it take?

Graph




16


Graph



Mystery #1



Mystery #1




Test-and-Test-and-Set Locks

- Lurking stage
 - Wait until lock "looks" free
 - Spin while read returns true (lock taken)
- Pouncing state
 - As soon as lock "looks" available
 - Read returns false (lock free)
 - Call TAS to acquire lock
 - If TAS loses, back to lurking

Test-and-test-and-set Lock

```
class TTASlock {
AtomicBoolean state =
  new AtomicBoolean(false);
 void lock() {
  while (true) {
   while (state.get()) {}
   if (!state.getAndSet(true))
    return;
```

Mystery #2



20

Mystery

- Both
 - TAS and TTAS
 - Do the same thing (in our model)
- Except that
 - TTAS performs much better than TAS
 - Neither approaches ideal

Compare and Swap

- Compare and Swap
 - Three operands:
 - a memory location (V)
 - an expected old value (A)
 - new value (B)
 - Processor automatically updates location to new value if the value stored is the expected old value.
 - Using this for synchronization:
 - read a value A from location V
 - perform some computation to derive new value B
 - use CAS to change the value of V from A to B

Compare and Swap

```
public class SimulatedCAS {
     private int value;
     public synchronized int getValue() { return value; }
     public synchronized int compareAndSwap(int expectedValue, int newValue) {
         int oldValue = value:
         if (value == expectedValue)
             value = newValue:
         return oldValue:
Lock-free counter:
public class CasCounter {
    private SimulatedCAS value;
    public int getValue() {
        return value.getValue();
    public int increment() {
        int oldValue = value.getValue();
        while (value.compareAndSwap(oldValue, oldValue + 1) != oldValue)
            oldValue = value.getValue();
        return oldValue + 1;
```


Lock-free angorithms

- An algorithm is said to be wait-free if every thread makes progress in the face of arbitrary delay (or even failure) of other threads.
- An algorithm is said to be lock-free if some thread always makes progress.
 - permits starvation
- An algorithm is said to be obstruction-free if at any point, a single thread executed in isolation for a bounded number of steps will complete.


Opinion

- Our memory abstraction is broken
- TAS & TTAS methods
 - Are provably the same (in our model)
 - Except they aren't (in field tests)
- Need a more detailed model ...


Bus-Based Architectures




Bus-Based Architectures



Bus-Based Architectures




28




Jargon Watch

- Cache hit
 - "I found what I wanted in my cache"
 - Good Thing™


Processor Issues Load Request




Processor Issues Load Request




Memory Responds




Memory Responds




Processor Issues Load Request




Processor Issues Load Request




Processor Issues Load Request




Other Processor Responds




Other Processor Responds





Other Processor Responds






39







Cache Coherence

- We have lots of copies of data
 - Original copy in memory
 - Cached copies at processors
- Some processor modifies its own copy
 - What do we do with the others?
 - How to avoid confusion?


Write-Back Caches


- Accumulate changes in cache
- Write back when needed
 - Need the cache for something else
 - Another processor wants it
- On first modification
 - Invalidate other entries
 - Requires non-trivial protocol ...


Write-Back Caches


- Cache entry has three states
 - Invalid: contains raw seething bits
 - Valid: I can read but I can't write
 - Dirty: Data has been modified
 - Intercept other load requests
 - Write back to memory before using cache

45










49

Other caches lose read permission data This cache acquires write permission


50




51

(2)

Another Processor Asks for Data




Owner Responds



53

(2)

Owner Responds




CS390C: Principles of Concurrency and Parallelism

53

(2)

End of the Day ...



Mutual Exclusion

- What do we want to optimize?
 - Bus bandwidth used by spinning threads
 - Release/Acquire latency
 - Acquire latency for idle lock

Simple TASLock

- TAS invalidates cache lines
- Spinners
 - Miss in cache
 - Go to bus
- Thread wants to release lock
 - delayed behind spinners


56

Test-and-test-and-set


- Wait until lock "looks" free
 - Spin on local cache
 - No bus use while lock busy
- Problem: when lock is released
 - Invalidation storm ...

57

Local Spinning while Lock is Busy




On Release



On Release

Everyone misses, rereads




CS390C: Principles of Concurrency and Parallelism

(1)

On Release

Everyone tries TAS




Problems

- Everyone misses
 - Reads satisfied sequentially
- Everyone does TAS
 - Invalidates others' caches
- Eventually quiesces after lock acquired
 - How long does this take?

62

Measuring Quiescence Time


- X = time of ops that don't use the bus
- Y = time of ops that cause intensive bus traffic



In critical section, run ops X then ops Y. As long as Quiescence time is less than X, no drop in performance.


By gradually varying X, can determine the exact time to quiesce.

Quiescence Time




64

Mystery Explained



65


Mystery Explained



Solution: Introduce Delay


- If the lock looks free
 - But I fail to get it
- There must be contention

Better to back off than to collide again



CS390C: Principles of Concurrency and Parallelism

Dynamic Example: Exponential Backoff




If I fail to get lock

- wait random duration before retry
- Each subsequent failure doubles expected wait

Exponential Backoff Lock

```
public class Backoff implements lock {
 public void lock() {
  int delay = MIN DELAY;
  while (true) {
   while (state.get()) {}
   if (!lock.getAndSet(true))
    return;
   sleep(random() % delay);
   if (delay < MAX DELAY)
    delay = 2 * delay;
 } } }
```

Spin-Waiting Overhead





Backoff: Other Issues


- Good
 - Easy to implement
 - Beats TTAS lock
- Bad
 - Must choose parameters carefully
 - Not portable across platforms


Idea


- Avoid useless invalidations
 - By keeping a queue of threads
- Each thread
 - Notifies next in line
 - Without bothering the others



























```
class ALock implements Lock {
  boolean[] flags={true,false,...,false};
  AtomicInteger next
  = new AtomicInteger(0);
  ThreadLocal<Integer> mySlot;
```


```
public lock() {
  mySlot = next.getAndIncrement();
  while (!flags[mySlot % n]) {};
  flags[mySlot % n] = false;
}

public unlock() {
  flags[(mySlot+1) % n] = true;
}
```


Local Spinning




Local Spinning




False Sharing




False Sharing




False Sharing



The Solution: Padding



Performance



Good

- First truly scalable lock
- Simple, easy to implement
- Back to FIFO order (like Bakery)

Bad

- -Space hog...
- One bit per thread → one cache line per thread
 - •What if unknown number of threads?
 - What if small number of actual contenders?



This work is licensed under a <u>Creative Commons Attribution-ShareAlike 2.5 License</u>.

- You are free:
 - to Share to copy, distribute and transmit the work
 - **to Remix** to adapt the work
- Under the following conditions:
 - Attribution. You must attribute the work to "The Art of Multiprocessor Programming" (but not in any way that suggests that the authors endorse you or your use of the work).
 - **Share Alike**. If you alter, transform, or build upon this work, you may distribute the resulting work only under the same, similar or a compatible license.
- · For any reuse or distribution, you must make clear to others the license terms of this work. The best way to do this is with a link to
 - http://creativecommons.org/licenses/by-sa/3.0/.
- Any of the above conditions can be waived if you get permission from the copyright holder.
- Nothing in this license impairs or restricts the author's moral rights.